mtip32xx: Fix ERO and NoSnoop values in PCIe upstream on AMD systems

Browse source

A hardware quirk in P320h/P420m interfere with PCIe transactions on some
AMD chipsets, making P320h/P420m unusable. This workaround is to disable
ERO and NoSnoop bits in the parent and root complex for normal
functioning of these devices

NOTE: This workaround is specific to AMD chipset with a PCIe upstream
device with device id 0x5aXX

Signed-off-by: Asai Thambi S P <asamymuthupa@micron.com>
Signed-off-by: Sam Bradshaw <sbradshaw@micron.com>
Cc: stable@kernel.org
Signed-off-by: Jens Axboe <axboe@fb.com>

...

This commit is contained in:

Asai Thambi S P 2014-03-13 18:45:15 -07:00 • committed by Jens Axboe

parent af5ded8ccf

commit d1e714db81

1 changed files with 53 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

53

drivers/block/mtip32xx/mtip32xx.c

View file