perf/x86/intel: Process arch-PEBS records or record fragments

Browse source

A significant difference with adaptive PEBS is that arch-PEBS record
supports fragments which means an arch-PEBS record could be split into
several independent fragments which have its own arch-PEBS header in
each fragment.

This patch defines architectural PEBS record layout structures and add
helpers to process arch-PEBS records or fragments. Only legacy PEBS
groups like basic, GPR, XMM and LBR groups are supported in this patch,
the new added YMM/ZMM/OPMASK vector registers capturing would be
supported in the future.

Signed-off-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://patch.msgid.link/20251029102136.61364-9-dapeng1.mi@linux.intel.com

...

This commit is contained in:

Dapeng Mi 2025-10-29 18:21:32 +08:00 • committed by Peter Zijlstra

parent 167cde7dc9

commit d21954c8a0

4 changed files with 299 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

13

arch/x86/events/intel/core.c

View file

184

arch/x86/events/intel/ds.c

View file

6

arch/x86/include/asm/msr-index.h

View file

96

arch/x86/include/asm/perf_event.h

View file