drm/msm: a6xx: Use WHERE_AM_I for eligible targets

Browse source

Support the WHERE_AM_I opcode for the A618, A630 and A640 GPUs if the
microcode supports it. The WHERE_AM_I opcode allows the RPTR shadow
to be updated in priviliged memory which protects the shadow from being
read or written from user submissions.

A650 already supports extended APRIV have built in hardware support for
to access privilged memory from the CP and can go back to using the
hardware RPTR shadow feature.

Signed-off-by: Jordan Crouse <jcrouse@codeaurora.org>
Signed-off-by: Rob Clark <robdclark@chromium.org>

...

This commit is contained in:

Jordan Crouse 2020-09-14 16:40:22 -06:00 • committed by Rob Clark

parent 8907afb476

commit d3a569fccf

2 changed files with 93 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

87

drivers/gpu/drm/msm/adreno/a6xx_gpu.c

View file

9

drivers/gpu/drm/msm/adreno/a6xx_gpu.h

View file