spi: dw-pci: describe Intel MID controllers better

Browse source

There are more that one SPI controller on the Intel MID boards. This patch
describes the status and IDs of them. From now on we also have to care about
bus number that must be unique per host.

According to the specification the SPI1 has 5 bits for chip selects and SPI2
only 2 bits. The patch makes it depend to PCI ID.

The first controller (SPI1) is DMA capable, meanwhile SPI2 can share same
channels (via software switch) such functionality is not in the scope of this
patch. Thus, attempt to init DMA for SPI2 will always fail for now.

Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Andy Shevchenko 2015-01-07 17:15:00 +02:00 • committed by Mark Brown

parent 30b4b703a5

commit d58cf5ff65

3 changed files with 30 additions and 11 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/x86/pci/intel_mid_pci.c

View file

2

drivers/spi/spi-dw-mid.c

View file

38

drivers/spi/spi-dw-pci.c

View file