powerpc/8xx: don't disable large TLBs with CONFIG_STRICT_KERNEL_RWX

Browse source

This patch implements handling of STRICT_KERNEL_RWX with
large TLBs directly in the TLB miss handlers.

To do so, etext and sinittext are aligned on 512kB boundaries
and the miss handlers use 512kB pages instead of 8Mb pages for
addresses close to the boundaries.

It sets RO PP flags for addresses under sinittext.

Signed-off-by: Christophe Leroy <christophe.leroy@c-s.fr>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>

...

This commit is contained in:

Christophe Leroy 2019-02-21 19:08:51 +00:00 • committed by Michael Ellerman

parent 0f4a9041c7

commit d5f17ee964

6 changed files with 78 additions and 16 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

arch/powerpc/Kconfig

View file

3

arch/powerpc/include/asm/nohash/32/mmu-8xx.h

View file

54

arch/powerpc/kernel/head_8xx.S

View file

31

arch/powerpc/mm/8xx_mmu.c

View file

2

arch/powerpc/mm/init_32.c

View file

2

arch/powerpc/mm/mmu_decl.h

View file