irqchip/gic-v3: Reset APgRn registers at boot time

Browse source

Booting a crash kernel while in an interrupt handler is likely
to leave the Active Priority Registers with some state that
is not relevant to the new kernel, and is likely to lead
to erratic behaviours such as interrupts not firing as their
priority is already active.

As a sanity measure, wipe the APRs clean on startup. We make
sure to wipe both group 0 and 1 registers in order to avoid
any surprise.

Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>

...

This commit is contained in:

Marc Zyngier 2018-03-09 14:53:19 +00:00

parent c5e1035c96

commit d6062a6d62

2 changed files with 54 additions and 10 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

41

arch/arm/include/asm/arch_gicv3.h

View file

23

drivers/irqchip/irq-gic-v3.c

View file