clk: mediatek: Add new clock driver to handle FHCTL hardware

Browse source

To implement frequency hopping and spread spectrum clocking
function, we introduce new clock type and APIs to handle
FHCTL hardware.

Co-developed-by: Edward-JW Yang <edward-jw.yang@mediatek.com>
Signed-off-by: Edward-JW Yang <edward-jw.yang@mediatek.com>
Signed-off-by: Johnson Wang <johnson.wang@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20221121122957.21611-4-johnson.wang@mediatek.com
Signed-off-by: Chen-Yu Tsai <wenst@chromium.org>

...

This commit is contained in:

Johnson Wang 2022-11-21 20:29:56 +08:00 • committed by Chen-Yu Tsai

parent cfcefe36bf

commit d7964de8a8

6 changed files with 635 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

7

drivers/clk/mediatek/Kconfig

View file

1

drivers/clk/mediatek/Makefile

View file

244

drivers/clk/mediatek/clk-fhctl.c

View file

26

drivers/clk/mediatek/clk-fhctl.h

View file

275

drivers/clk/mediatek/clk-pllfh.c

View file

82

drivers/clk/mediatek/clk-pllfh.h

View file