clk: qcom: ipq4019: Add the apss cpu pll divider clock node

Browse source

The current ipq4019 clock driver does not have support for all
the frequency supported by APSS CPU. APSS CPU frequency is
provided with APSS CPU PLL divider which divides down the VCO
frequency. This divider is nonlinear and specific to IPQ4019
so the standard divider code cannot be used for this.

Signed-off-by: Abhishek Sahu <absahu@codeaurora.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

...

This commit is contained in:

Abhishek Sahu 2016-11-25 21:11:29 +05:30 • committed by Stephen Boyd

parent 4577aa01a5

commit d83dcacea1

2 changed files with 133 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

132

drivers/clk/qcom/gcc-ipq4019.c

View file

1

include/dt-bindings/clock/qcom,gcc-ipq4019.h

View file