clk: clocking-wizard: Program PLL CP/RES and lock parameters on reconfig

Browse source

When dynamically reconfiguring the PLL multiplier, the charge pump (CP),
loop filter resistance (RES), and lock timing parameters must be updated
to match the new multiplier value. Without this, the PLL may fail to lock
or exhibit jitter at certain multiply factors.

Add lookup tables for CP/RES and lock timing values indexed by multiplier
range, and program registers for chargepump and lock delay during dynamic
reconfiguration.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
Signed-off-by: Brian Masney <bmasney@redhat.com>

...

This commit is contained in:

Shubhrajyoti Datta 2026-06-29 11:21:46 +05:30 • committed by Brian Masney

parent 46e31d69a5

commit d85028afef

1 changed files with 134 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

134

drivers/clk/xilinx/clk-xlnx-clock-wizard.c

View file