Amlogic clock updates for v6.20

* Add support for t7 clock controllers
 * Add video clocks on s4
 * HDMI PLL post divider fixes on gx/g12 SoCs
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEE9OFZrhjz9W1fG7cb5vwPHDfy2oUFAmlt8Y8ACgkQ5vwPHDfy
 2oUjsg//bbBedXOMeOGwnsa2mF/3bupWexROMEToLt0JTyT3aAFUk03mOiT5zvN8
 7VbfMqPgpbSsaKz4VuPlSvxInk+YbAwldKVSb5XTWn9tJJgWdsmAh8IKutVs8gBG
 dQrwn07UXYiVZS8hNYfUNf6HFTFBlCNpa1s3DF4RZFbcnEd6BkzL9hcn6pFWRDhH
 vWMEoe//5gFd/D2n24fQD95LZQq9cdbs4QKwuJKi4jZTu9tyY2pJ1reeFDzFq4QZ
 JNyU1BQ94M19Z5RTdAoWkWv6s7j6gSp4hxOTLMIVlLo6nvPSTsh4v4/PTKE+v8bU
 iO+/K7QR80Sg7IYRu90wKtvBkITST/KW9DxkXL63Y+S2oExVOn3iYF67MUOlO96a
 RpzkOrLEIhEBBpDuag5XiTYsNTRkOWvnng0hk7P8qNkG8bR3pPwPQsddlineNMmk
 guRi72aVXylJ4nmdVu7gsxWawLIEEDYtu6ksp+3XBeMVsqlmshK8XXg88UIv4vw0
 3nexv5dxjfs69Ai4XZmTPQEX0NTNRiWIeUB42Y88jaIgW3NVhW+RorrJdHMqzsB2
 ArYn3atVepg6wXS8oIf44ywCSp6lq7cD+veUa+/9JUrZe3GhDJ81XRVIzQdUAOl3
 D4uKS8jpceWyk4YqUCEaTiuAfLTzIq2gPByiRwymI+/dFt9BM4E=
 =XmvP
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCAAyFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmlxKFUUHHN3Ym95ZEBj
 aHJvbWl1bS5vcmcACgkQrQKIl8bklSWdtBAAvtWC8/aAczJ+ynspjxegXzAEgKH+
 P7yuRTYnz3iHSNY6CmhtRZwTbypo30cl0rmkfPsADZrgU9n9/PgKUqkETYyzB2oS
 dzKR/zlWpH0TLiI1yhjaquxICVJ4zv2fjeRpL+audmZ19z4z/W4fCHp55iA6I7kY
 19ZZxgjFmIQZxicBb4UWe8JXPyULLTKdvbB7UJUNvmJy8FKoJMrI5NUA4oFFY0w4
 HY1JyzLG8Ryho0KCONxQGG/yttF0Bwly8TZOau1+80snwa0R6ktKqIGTPgJyqJra
 wLORLBpT6w9rXGggB0LTaLvwtuuiVxm6ZBTMvxDuVByeR1xhc1RnVuRqrWR46vZu
 1+1Kby69hzb9NZHd0wYjVKZoTMXxtvotD+39xLrhwu86m48GYoLbiE91TeDLfGDx
 bn5VyuH0ZWjTNAXgU5W64iiDBAo0lDaCWcMjVBmffUNDmVO/MRok6DfZv6SujZjn
 1qVXIfzBasGSCmixlsJU81jyRvpA1t2TZMlS1toveS4d539Pudj77kidZ8NeS+VZ
 zzp5yXQ++tgkmHOCRwO7GZ22mJMyxavgA/2i6Oo62nxkdMPTJRJb6YLQObehi5wX
 2d9WPG0oX7Qvv15Orx2H1B5BNK0ocXS1NanD0v2VKSxEUkHsLQqHYcCUx9MsElzn
 44mq21cRGk+Dc8A=
 =YlZ4
 -----END PGP SIGNATURE-----

Merge tag 'clk-meson-v6.20-1' of https://github.com/BayLibre/clk-meson into clk-amlogic

Pull Amlogic clk driver updates from Jerome Brunet:

 - Add support for Amlogic t7 clock controllers
 - Add video clocks on Amlogic s4
 - HDMI PLL post divider fixes on Amlogic gx/g12 SoCs

* tag 'clk-meson-v6.20-1' of https://github.com/BayLibre/clk-meson:
  clk: meson: gxbb: use the existing HHI_HDMI_PLL_CNTL3 macro
  clk: meson: g12a: Limit the HDMI PLL OD to /4
  clk: meson: gxbb: Limit the HDMI PLL OD to /4 on GXL/GXM SoCs
  clk: amlogic: remove potentially unsafe flags from S4 video clocks
  clk: amlogic: add video-related clocks for S4 SoC
  dt-bindings: clock: add video clock indices for Amlogic S4 SoC
  clk: meson: t7: add t7 clock peripherals controller driver
  clk: meson: t7: add support for the T7 SoC PLL clock
  dt-bindings: clock: add Amlogic T7 peripherals clock controller
  dt-bindings: clock: add Amlogic T7 SCMI clock controller
  dt-bindings: clock: add Amlogic T7 PLL clock controller
This commit is contained in:
Stephen Boyd 2026-01-21 11:25:45 -08:00
commit d8b210f872
13 changed files with 3180 additions and 13 deletions