riscv: Implement smp_cond_load8/16() with Zawrs

Browse source

RISC-V code uses the queued spinlock implementation, which calls
the macros smp_cond_load_acquire for one byte. So, complement the
implementation of byte and halfword versions.

Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
Signed-off-by: Guo Ren <guoren@kernel.org>
Cc: Andrew Jones <ajones@ventanamicro.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Link: https://lore.kernel.org/r/20241217013910.1039923-1-guoren@kernel.org
Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>

...

This commit is contained in:

Guo Ren 2024-12-16 20:39:10 -05:00 • committed by Alexandre Ghiti

parent d9be2b9b60

commit d9708b1931

No known key found for this signature in database

GPG key ID: 643FB2BC9285EF8A

1 changed files with 35 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

38

arch/riscv/include/asm/cmpxchg.h

View file