spi: qup: Allow scaling power domains and

Browse source

Merge series from Stephan Gerhold <stephan.gerhold@kernkonzept.com>:

Make it possible to scale performance states of the power domain and
interconnect of the SPI QUP controller in relation to the selected SPI
speed / core clock. This is done separately by:

  - Parsing the OPP table from the device tree for performance state
    votes of the power domain
  - Voting for the necessary bandwidth on the interconnect path to DRAM

...

This commit is contained in:

Mark Brown 2023-09-26 09:35:54 +02:00

parent 8a771075e5 ecdaa94730

commit da6de6d3ec

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

2 changed files with 62 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

13

Documentation/devicetree/bindings/spi/qcom,spi-qup.yaml

View file

50

drivers/spi/spi-qup.c

View file