pinctrl: npcm8xx: support RG2 drive strength selection

Browse source

RG2 pins 110-113 and 208-209 do not use the per-bank ODSC bit that the
driver relies on for the rest of the drive-strength handling. Their
strength is encoded in GCR_DSCNT[7:6] and supports four values: 8, 12,
16 and 24mA.

Mark those pins as a dedicated drive-strength class and translate the
pinconf get/set operations to the shared GCR_DSCNT field so the full
hardware range becomes available.

Signed-off-by: Tomer Maimon <tmaimon77@gmail.com>
Signed-off-by: Linus Walleij <linusw@kernel.org>

...

This commit is contained in:

Tomer Maimon 2026-07-15 15:29:18 +03:00 • committed by Linus Walleij

parent c6ccdc3055

commit dc0e211e1a

1 changed files with 67 additions and 8 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

75

drivers/pinctrl/nuvoton/pinctrl-npcm8xx.c

View file