clk: tegra: pll: Add specialized logic for Tegra210

Browse source

On Tegra210 SoC's, the logic to enable several of the plls is different
from previous generations. Therefore, add registration functions specific
to Tegra210 which will handle them appropriately.

Reviewed-by: Benson Leung <bleung@chromium.org>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Rhyland Klein 2015-06-18 17:28:28 -04:00 • committed by Thierry Reding

parent 267b62a969

commit dd322f047d

2 changed files with 346 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

324

drivers/clk/tegra/clk-pll.c

View file

24

drivers/clk/tegra/clk.h

View file