sh: clock-cpg div4 set_rate() shift fix

Browse source

Make sure the div4 bitfield is shifted according
to the enable_bit value in sh_clk_div4_set_rate().

Signed-off-by: Magnus Damm <damm@opensource.se>
Signed-off-by: Paul Mundt <lethal@linux-sh.org>

...

This commit is contained in:

Magnus Damm 2010-02-19 09:12:00 +00:00 • committed by Paul Mundt

parent 8c563a30cd

commit de7ca2144c

1 changed files with 2 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

arch/sh/kernel/cpu/clock-cpg.c

View file