dt-bindings: interconnect: OSM L3: Add SM6375 CPUCP compatible

Browse source

SM6375 includes a CPUCP block responsible for managing different APSS-
related tasks, such as scaling the voltage and frequency of the
components within the ARM DSU cluster. Add a compatible for the L3 cache
DVFS scaler within.

Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
Link: https://lore.kernel.org/r/20230303-topic-sm6375_features0_dts-v2-2-708b8191f7eb@linaro.org
Signed-off-by: Georgi Djakov <djakov@kernel.org>

...

This commit is contained in:

Konrad Dybcio 2023-03-16 15:12:51 +01:00 • committed by Georgi Djakov

parent 82a4b285ab

commit e0c35141f9

1 changed files with 1 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml

View file