clk: sunxi-ng: Add support for update bit

Browse source

Some clocks in the Allwinner A523 SoC contain an "update bit" (bit 27),
which must be set to apply any register changes, namely the mux
selector, the divider and the gate bit.

Add a new CCU feature bit to mark those clocks, and set bit 27 whenever
we are applying any changes.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Reviewed-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Link: https://patch.msgid.link/20250307002628.10684-4-andre.przywara@arm.com
Signed-off-by: Chen-Yu Tsai <wens@csie.org>

...

This commit is contained in:

Andre Przywara 2025-03-07 00:26:17 +00:00 • committed by Chen-Yu Tsai

parent cdbb9d0d09

commit e16b9b71f4

4 changed files with 12 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/clk/sunxi-ng/ccu_common.h

View file

2

drivers/clk/sunxi-ng/ccu_div.c

View file

4

drivers/clk/sunxi-ng/ccu_gate.c

View file

2

drivers/clk/sunxi-ng/ccu_mux.c

View file