ASoC: fsl_sai: Configure dataline/FIFO information from dts property

Browse source

The SAI has multiple successive FIFO registers, but in some use
case the required dataline/FIFOs are not successive, so need
get such information from dts property "fsl,dataline"

fsl,dataline has 3 values for each configuration:
first one means the type: I2S(1) or DSD(2),
second one is dataline mask for 'rx',
third one is dataline mask for 'tx'.

Also set dma peripheral address and TRCE bits according to data lane.

Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
Link: https://lore.kernel.org/r/1655451877-16382-8-git-send-email-shengjiu.wang@nxp.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Shengjiu Wang 2022-06-17 15:44:37 +08:00 • committed by Mark Brown

parent 6b878ac271

commit e3f4e5b1a3

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

2 changed files with 174 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

161

sound/soc/fsl/fsl_sai.c

View file

17

sound/soc/fsl/fsl_sai.h

View file