ASoC: nau8540: reset state machine for channel phase sync

Browse source

The four channel ADCs in NAU85L40 have difference control registers,
it is hard to synchronous these four channels without correct sequence.
The phase difference will not be a constant and not to conjecture easily.
It may be 2.55 degree, or more ,or less.
Intended to prevent phase difference of channels, the solution as follows:
(1)Channel_Sync need to be enabled.
(2)Do soft reset without affecting register when recording done.

Signed-off-by: John Hsu <KCHSU0@nuvoton.com>
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

John Hsu 2017-11-07 15:23:17 +08:00 • committed by Mark Brown

parent 2bd6bf03f4

commit e4d0db60e8

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

2 changed files with 21 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

23

sound/soc/codecs/nau8540.c

View file

1

sound/soc/codecs/nau8540.h

View file