spi: axi-spi-engine: check for valid clock rate

Browse source

This adds a check for a valid SCLK rate in the axi-spi-engine driver
during probe. A valid rate is required to get accurate timing for delays
and by not allowing 0 we can avoid divide by zero errors later without
additional checks.

Signed-off-by: David Lechner <dlechner@baylibre.com>
Link: https://lore.kernel.org/r/20231117-axi-spi-engine-series-1-v1-8-cc59db999b87@baylibre.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

David Lechner 2023-11-17 14:12:59 -06:00 • committed by Mark Brown

parent e16e71e3f3

commit e6d5eb85e8

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 3 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/spi/spi-axi-spi-engine.c

View file