dt-bindings: PCI: dwc: Add max-link-speed common property

Browse source

In accordance with [1] DW PCIe controllers support up to Gen5 link speed.
Let's add the max-link-speed property upper bound to 5 then. The DT
bindings of the particular devices are expected to setup more strict
constraint on that parameter.

[1] Synopsys DesignWare Cores PCI Express Controller Databook, Version
5.40a, March 2019, p. 27

Link: https://lore.kernel.org/r/20221113191301.5526-7-Sergey.Semin@baikalelectronics.ru
Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
Reviewed-by: Rob Herring <robh@kernel.org>

...

This commit is contained in:

Serge Semin 2022-11-13 22:12:47 +03:00 • committed by Lorenzo Pieralisi

parent 8755963619

commit eaa9d88652

3 changed files with 6 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

Documentation/devicetree/bindings/pci/snps,dw-pcie-common.yaml

View file

2

Documentation/devicetree/bindings/pci/snps,dw-pcie-ep.yaml

View file

1

Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml

View file