clk: versaclock3: Update vc3_get_div() to avoid divide by zero

Browse source

Update vc3_get_div() to avoid divide by zero operation on
vc3_div_round_rate() by returning1, if there is no table match
found.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20231122142310.203169-2-biju.das.jz@bp.renesas.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>

...

This commit is contained in:

Biju Das 2023-11-22 14:23:06 +00:00 • committed by Stephen Boyd

parent b85ea95d08

commit eb16ddb838

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/clk/clk-versaclock3.c

View file