drm/i915/xehpsdv: Add maximum sseu limits

Browse source

Due to the removal of legacy slices and the transition to a
gslice/cslice/mslice/etc. design, we'll internally store all DSS under
"slice0."

Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Caz Yokoyama <caz.yokoyama@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20210729170008.2836648-10-matthew.d.roper@intel.com

...

This commit is contained in:

Matt Roper 2021-07-29 09:59:59 -07:00

parent 05b78d291d

commit eb962fae00

3 changed files with 6 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

drivers/gpu/drm/i915/gt/intel_sseu.c

View file

2

drivers/gpu/drm/i915/gt/intel_sseu.h

View file

2

drivers/gpu/drm/i915/gt/intel_sseu_debugfs.c

View file