[POWERPC] Hide resources on Axon PCIE root complex nodes

Browse source

The PCI bridge representing the PCIE root complex on Axon, contains
device BARs for a memory range and ROM that define inbound accesses.
This confuses the kernel resource management code -- the resources
need to be hidden when Axon is a host bridge.

Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Acked-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Paul Mackerras <paulus@samba.org>

...

This commit is contained in:

Michael Ellerman 2008-03-19 17:10:55 +11:00 • committed by Paul Mackerras

parent 3a4295d101

commit ebf3a65092

1 changed files with 36 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

36

arch/powerpc/platforms/cell/setup.c

View file