drm/amd/display: Use the largest vready_offset in pipe group

Browse source

[ Upstream commit 5842abd985 ]

[WHY]
Corruption can occur in LB if vready_offset is not large enough.
DML calculates vready_offset for each pipe, but we currently select the
top pipe's vready_offset, which is not necessarily enough for all pipes
in the group.

[HOW]
Wherever program_global_sync is currently called, iterate through the
entire pipe group and find the highest vready_offset.

Reviewed-by: Dillon Varone <Dillon.Varone@amd.com>
Acked-by: Jasdeep Dhillon <jdhillon@amd.com>
Signed-off-by: Wesley Chalmers <Wesley.Chalmers@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>

...

This commit is contained in:

Wesley Chalmers 2022-11-09 17:43:13 -05:00 • committed by Greg Kroah-Hartman

parent b9f8ed9b01

commit ec7475a20c

2 changed files with 55 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

30

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c

View file

29

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c

View file