ARM: realview: set up cache correctly on the PB11MPCore

Browse source

The L2 cache comes up in a "safe mode" on the PB11MPCore, as
it has several issues. This sets it up properly with the right
size and associativity, also requiring the outer sync to be
disabled for the machine to boot properly.

Cc: Russell King <linux@arm.linux.org.uk>
Cc: Arnd Bergmann <arnd@arndb.de>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

...

This commit is contained in:

Linus Walleij 2015-12-30 21:05:09 +01:00 • committed by Arnd Bergmann

parent f0dba77620

commit ef2a270592

1 changed files with 13 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

13

arch/arm/boot/dts/arm-realview-pb11mp.dts

View file