Revert "drm/i915/tgl: Include ro parts of l3 to invalidate"

Browse source

This reverts commit 62037ffff2.

L3 ro cache invalidation is part of the dword0 of pipe
control. Also it is not relevant to this gen.

Signed-off-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20200506144734.29297-1-mika.kuoppala@linux.intel.com

...

This commit is contained in:

Mika Kuoppala 2020-05-06 17:47:31 +03:00 • committed by Chris Wilson

parent 24fe5f2ab2

commit f02ac414ba

2 changed files with 0 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/gpu/drm/i915/gt/intel_gpu_commands.h

View file

1

drivers/gpu/drm/i915/gt/intel_lrc.c

View file