powerpc/mm: Add SMP support to no-hash TLB handling

Browse source

This commit moves the whole no-hash TLB handling out of line into a
new tlb_nohash.c file, and implements some basic SMP support using
IPIs and/or broadcast tlbivax instructions.

Note that I'm using local invalidations for D->I cache coherency.

At worst, if another processor is trying to execute the same and
has the old entry in its TLB, it will just take a fault and re-do
the TLB flush locally (it won't re-do the cache flush in any case).

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Acked-by: Kumar Gala <galak@kernel.crashing.org>
Signed-off-by: Paul Mackerras <paulus@samba.org>

...

This commit is contained in:

Benjamin Herrenschmidt 2008-12-18 19:13:38 +00:00 • committed by Paul Mackerras

parent 7c03d653cd

commit f048aace29

10 changed files with 281 additions and 57 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

arch/powerpc/include/asm/highmem.h

View file

16

arch/powerpc/include/asm/mmu.h

View file

84

arch/powerpc/include/asm/tlbflush.h

View file

9

arch/powerpc/kernel/misc_32.S

View file

6

arch/powerpc/kernel/ppc_ksyms.c

View file

2

arch/powerpc/mm/Makefile

View file

2

arch/powerpc/mm/fault.c

View file

2

arch/powerpc/mm/mem.c

View file

4

arch/powerpc/mm/tlb_hash32.c

View file

209

arch/powerpc/mm/tlb_nohash.c

View file