soc: fsl: qe: Add an interrupt controller for QUICC Engine Ports

Browse source

The QUICC Engine provides interrupts for a few I/O ports. This is
handled via a separate interrupt ID and managed via a triplet of
dedicated registers hosted by the SoC.

Implement an interrupt driver for it so that those IRQs can then
be linked to the related GPIOs.

Link: https://lore.kernel.org/r/63f19db21a91729d91b3df336a56a7eb4206e561.1767804922.git.chleroy@kernel.org
Signed-off-by: Christophe Leroy (CS GROUP) <chleroy@kernel.org>

...

This commit is contained in:

Christophe Leroy (CS GROUP) 2026-01-07 17:59:09 +01:00

parent 66a4ff38d7

commit f0bcd784e1

2 changed files with 143 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/soc/fsl/qe/Makefile

View file

142

drivers/soc/fsl/qe/qe_ports_ic.c

View file