clk: mediatek: Remove CLK_SET_PARENT from all MSDC core clocks

Browse source

Various MSDC core clocks, used for multiple MSDC controller instances,
share the same parent(s): in order to add parents selection in the
mtk-sd driver to achieve an accurate clock rate for all modes, remove
the CLK_SET_RATE_PARENT flag from all MSDC clocks for all SoCs: this
will make sure that a clk_set_rate() call performed for a clock on
a secondary controller will not change the rate of a common parent,
which would result in an overclock or underclock of one of the
controllers.

Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
Reviewed-by: Markus Schneider-Pargmann <msp@baylibre.com>
Link: https://lore.kernel.org/r/20230516135205.372951-3-angelogioacchino.delregno@collabora.com
Tested-by: Alexandre Mergnat <amergnat@baylibre.com>
Reviewed-by: Alexandre Mergnat <amergnat@baylibre.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>

...

This commit is contained in:

AngeloGioacchino Del Regno 2023-05-16 15:52:05 +02:00 • committed by Stephen Boyd

parent 1775790eff

commit f235f6ae59

11 changed files with 93 additions and 92 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

12

drivers/clk/mediatek/clk-mt6765.c

View file

18

drivers/clk/mediatek/clk-mt6779.c

View file

12

drivers/clk/mediatek/clk-mt7981-topckgen.c

View file

12

drivers/clk/mediatek/clk-mt7986-topckgen.c

View file

24

drivers/clk/mediatek/clk-mt8173-topckgen.c

View file

16

drivers/clk/mediatek/clk-mt8183.c

View file

12

drivers/clk/mediatek/clk-mt8186-topckgen.c

View file

16

drivers/clk/mediatek/clk-mt8188-topckgen.c

View file

17

drivers/clk/mediatek/clk-mt8192.c

View file

16

drivers/clk/mediatek/clk-mt8195-topckgen.c

View file

30

drivers/clk/mediatek/clk-mt8365.c

View file