platform/x86: intel_pmc_core: Add debugfs entry for low power mode status registers

Browse source

Tiger Lake has 6 status registers that are memory mapped. These
registers show the status of the low power mode requirements. The
registers are latched on every C10 entry or exit and on every s0ix.y
entry/exit. Accessing these registers is useful for debugging any low
power related activities.

Thus, add debugfs entry to access low power mode status registers.

Cc: Srinivas Pandruvada <srinivas.pandruvada@intel.com>
Cc: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Cc: David Box <david.e.box@intel.com>
Signed-off-by: David Box <david.e.box@intel.com>
Signed-off-by: Gayatri Kammela <gayatri.kammela@intel.com>
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>

...

This commit is contained in:

Gayatri Kammela 2020-02-04 15:01:55 -08:00 • committed by Andy Shevchenko

parent a45096ac70

commit f632817d5e

2 changed files with 193 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

188

drivers/platform/x86/intel_pmc_core.c

View file

5

drivers/platform/x86/intel_pmc_core.h

View file