clk: renesas: rzv2h: Add support for RZ/V2N SoC

Browse source

The clock structure for RZ/V2N is almost identical to RZ/V2H(P) SoC
with less IP blocks compared to RZ/V2H(P). For eg: CRU2/3 are present
only on the RZ/V2H(P) SoC.

Add minimal clock and reset entries required to boot the Renesas
RZ/V2N EVK and binds it with the RZ/V2H CPG family driver.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250407191628.323613-9-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

...

This commit is contained in:

Lad Prabhakar 2025-04-07 20:16:24 +01:00 • committed by Geert Uytterhoeven

parent 019b1a8454

commit f6462eb04f

5 changed files with 165 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

drivers/clk/renesas/Kconfig

View file

1

drivers/clk/renesas/Makefile

View file

152

drivers/clk/renesas/r9a09g056-cpg.c

View file

6

drivers/clk/renesas/rzv2h-cpg.c

View file

1

drivers/clk/renesas/rzv2h-cpg.h

View file