irqchip/gic-v3: Change unsigned types for AArch32 compatibility

Browse source

This patch does a few simple compatibility-related changes:
- change the system register access prototypes to their actual size,
- homogenise mpidr accesses with unsigned long,
- force the 64bit register values to unsigned long long.

Note: the list registers are 64bit on GICv3, but the AArch32 vGIC driver
will need to split their values into two 32bit registers: LRn and LRCn.

Reviewed-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Jean-Philippe Brucker <jean-philippe.brucker@arm.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>

...

This commit is contained in:

Jean-Philippe Brucker 2015-10-01 13:47:15 +01:00 • committed by Marc Zyngier

parent 7936e914f7

commit f6c86a41e1

3 changed files with 40 additions and 36 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

33

arch/arm64/include/asm/arch_gicv3.h

View file

25

drivers/irqchip/irq-gic-v3.c

View file

16

include/linux/irqchip/arm-gic-v3.h

View file