clk: renesas: Updates for v6.5

- Add PWM clock on R-Car V3U,
   - Fix PLL5 on RZ/G2L and RZ/V2L.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCZHB/BwAKCRCKwlD9ZEnx
 cA9tAP9PpLuLxAMOayqGU8Lcnabh7mHAHIJIPWA8+oaibAlcpQD/RXHFXVek2XK9
 yIDxgp575peoHzArYd04c4YbAuBDEA4=
 =hQvD
 -----END PGP SIGNATURE-----

Merge tag 'renesas-clk-for-v6.5-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into clk-renesas

Pull Renesas clk driver updates from Geert Uytterhoeven:

 - Add PWM clock on Renesas R-Car V3U
 - Fix PLL5 on Renesas RZ/G2L and RZ/V2L

* tag 'renesas-clk-for-v6.5-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers:
  clk: renesas: rzg2l: Fix CPG_SIPLL5_CLK1 register write
  clk: renesas: r8a779a0: Add PWM clock
This commit is contained in:
Stephen Boyd 2023-06-08 17:40:12 -07:00
commit f73b836edf
3 changed files with 3 additions and 7 deletions