drm/amdgpu: fix up DCHUBBUB_SDPIF_MMIO_CNTRL_0 handling

Browse source

Properly define this register using a relative offset rather
than an absolute offset and use the proper SOC15 macros to
access it.  It's also DCN, not DCE, so remove it from the
DCE12 header.

No functional change.

Acked-by: Nirmoy Das <nirmoy.das@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Alex Deucher 2020-08-18 19:24:03 -04:00

parent b04e48bcac

commit f8646661f7

2 changed files with 5 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

7

drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c

View file

2

drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h

View file