net/mlx5_core: Add setting ATOMIC endian mode

Browse source

HW is capable of 2 requestor endianness modes for standard 8 Bytes
atomic: BE (0x0) and host endianness (0x1). Read the supported modes
from hca atomic capabilities and configure HW to host endianness mode if
supported.

Signed-off-by: Eran Ben Elisha <eranbe@mellanox.com>
Reviewed-by: Yishai Hadas <yishaih@mellanox.com>
Signed-off-by: Doug Ledford <dledford@redhat.com>

...

This commit is contained in:

Eran Ben Elisha 2015-12-14 16:34:09 +02:00 • committed by Doug Ledford

parent 67f1aee6f4

commit f91e6d8941

2 changed files with 70 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

57

drivers/net/ethernet/mellanox/mlx5/core/main.c

View file

22

include/linux/mlx5/mlx5_ifc.h

View file