OMAP3 SRAM: clear the SDRC PWRENA bit during SDRC frequency change

Browse source

Clear the SDRC_POWER.PWRENA bit before putting the SDRAM into self-refresh
mode.  This prevents the SDRC from attempting to power off the SDRAM,
which can cause the system to hang.

Signed-off-by: Paul Walmsley <paul@pwsan.com>

...

This commit is contained in:

Paul Walmsley 2009-05-12 17:27:09 -06:00 • committed by paul

parent d75d9e73cd

commit fa0406a8d8

1 changed files with 4 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

7

arch/arm/mach-omap2/sram34xx.S

View file