Blackfin: handle BF561 Core B memory regions better when SMP=n

Browse source

Rather than assume Core B is always run with caches turned on, let people
load into any of the on-chip memory regions.  It is their business how the
SRAM/Cache regions are utilized, so don't prevent them from being able to
load into them.

Signed-off-by: Mike Frysinger <vapier@gentoo.org>

...

This commit is contained in:

Mike Frysinger 2009-06-29 14:20:10 -04:00

parent 8399a74f61

commit fb4b5d3a37

2 changed files with 29 additions and 8 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

14

arch/blackfin/kernel/process.c

View file

23

arch/blackfin/mach-bf561/include/mach/mem_map.h

View file