PCI/P2PDMA: Add Intel 3rd Gen Intel Xeon Scalable Processors to whitelist

Browse source

In order to do P2P communication the bridge ID of the platform must be in
the P2P device table.

Update the P2P device table with a device ID for the 3rd Gen Intel Xeon
Scalable Processors.

Link: https://lore.kernel.org/r/20220209162801.7647-1-michael.j.ruhl@intel.com
Signed-off-by: Michael J. Ruhl <michael.j.ruhl@intel.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Dan Williams <dan.j.williams@intel.com>

...

This commit is contained in:

Michael J. Ruhl 2022-02-09 11:28:01 -05:00 • committed by Bjorn Helgaas

parent e783362eb5

commit feaea1fe8b

1 changed files with 1 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/pci/p2pdma.c

View file