drm/amd/powerplay: correct force clock level related settings for vega20 (v2)

Browse source

1. The min/max level is determined by soft_min_level/soft_max_level.
2. Vega20 comes with pptable v3 which has no vdd related
table(vdd_dep_on_socclk, vdd_dep_on_mclk) support.
3. Vega20 does not support separate fan feature control(enable or
disable).

v2: squash in fixes:
- bug fix for force dpm level settings
- fix wrong data type

Signed-off-by: Evan Quan <evan.quan@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Evan Quan 2018-05-08 18:27:03 +08:00 • committed by Alex Deucher

parent 7c2912a26d

commit fff7e3e049

1 changed files with 64 additions and 45 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

109

drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.c

View file