mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/
synced 2026-11-04 19:54:59 +00:00
1,399,042 commits
| Author | SHA1 | Message | Date | |
|---|---|---|---|---|
Diederik de Haas
|
912b1f2a79 |
arm64: dts: rockchip: Drop netdev led-triggers on NanoPi R5S
Sometimes the netdev triggers causes tasks to get blocked for more then
120 seconds, which in turn makes the (WAN) network port on the NanoPi
R5S fail to come up.
This results in the following (partial) trace:
INFO: task kworker/0:1:11 blocked for more than 120 seconds.
Not tainted 6.16-rc6+unreleased-arm64-cknow #1 Debian 6.16~rc6-1~exp1
"echo 0 > /proc/sys/kernel/hung_task_timeout_secs" disables this message.
task:kworker/0:1 state:D stack:0 pid:11 tgid:11 ppid:2 task_flags:0x4208060 flags:0x00000010
Workqueue: events_power_efficient reg_check_chans_work [cfg80211]
Call trace:
__switch_to+0xf8/0x168 (T)
__schedule+0x3f8/0xda8
schedule+0x3c/0x120
schedule_preempt_disabled+0x2c/0x58
__mutex_lock.constprop.0+0x4d0/0xab8
__mutex_lock_slowpath+0x1c/0x30
mutex_lock+0x50/0x68
rtnl_lock+0x20/0x38
reg_check_chans_work+0x40/0x478 [cfg80211]
process_one_work+0x178/0x3e0
worker_thread+0x260/0x390
kthread+0x150/0x250
ret_from_fork+0x10/0x20
INFO: task kworker/0:1:11 is blocked on a mutex likely owned by task dhcpcd:615.
task:dhcpcd state:D stack:0 pid:615 tgid:615 ppid:614 task_flags:0x400140 flags:0x00000018
Call trace:
__switch_to+0xf8/0x168 (T)
__schedule+0x3f8/0xda8
schedule+0x3c/0x120
schedule_preempt_disabled+0x2c/0x58
rwsem_down_write_slowpath+0x1e4/0x750
down_write+0x98/0xb0
led_trigger_register+0x134/0x1c0
phy_led_triggers_register+0xf4/0x258 [libphy]
phy_attach_direct+0x30c/0x390 [libphy]
phylink_fwnode_phy_connect+0xb0/0x138 [phylink]
__stmmac_open+0xec/0x520 [stmmac]
stmmac_open+0x4c/0xe8 [stmmac]
__dev_open+0x130/0x2e0
__dev_change_flags+0x1c4/0x248
netif_change_flags+0x2c/0x80
dev_change_flags+0x88/0xc8
devinet_ioctl+0x35c/0x610
inet_ioctl+0x204/0x260
sock_do_ioctl+0x6c/0x140
sock_ioctl+0x2e4/0x388
__arm64_sys_ioctl+0xb4/0x120
invoke_syscall+0x6c/0x100
el0_svc_common.constprop.0+0x48/0xf0
do_el0_svc+0x24/0x38
el0_svc+0x3c/0x188
el0t_64_sync_handler+0x10c/0x140
el0t_64_sync+0x198/0x1a0
In order to not introduce a regression with kernel 6.16, drop the netdev
triggers for now while the problem is being investigated further.
Fixes:
|
||
Marc Zyngier
|
e612423be3 |
cpu/hotplug: Remove unused cpuhp_state CPUHP_PCI_XGENE_DEAD
Now that the XGene MSI driver has been mostly rewritten and doesn't use the CPU hotplug infrastructure, CPUHP_PCI_XGENE_DEAD is unused. Remove it to reduce the size of cpuhp_hp_states[]. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-14-maz@kernel.org |
||
|
Marc Zyngier
|
6aceb36f17 |
PCI: xgene-msi: Restructure handler setup/teardown
Another utterly pointless aspect of the xgene-msi driver is that it is built around CPU hotplug. Which is quite amusing since this is one of the few arm64 platforms that, by construction, cannot do CPU hotplug in a supported way (no EL3, no PSCI, no luck). Drop the CPU hotplug nonsense and just setup the IRQs and handlers in a less overdesigned way, grouping things more logically in the process. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-13-maz@kernel.org |
||
|
Marc Zyngier
|
cd5ffaf2b1 |
PCI: xgene-msi: Probe as a standard platform driver
Now that we have made the dependency between the PCI driver and the MSI driver explicit, there is no need to use subsys_initcall() as a probing hook, and we can rely on builtin_platform_driver() instead. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-12-maz@kernel.org |
||
|
Marc Zyngier
|
3cc8f625e4 |
PCI: xgene-msi: Resend an MSI racing with itself on a different CPU
Since changing the affinity of an MSI really is about changing the target address and that it isn't possible to mask an individual MSI, it is completely possible for an interrupt to race with itself, usually resulting in a lost interrupt. Paper over the design blunder by informing the core code of this sad state of affairs. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-11-maz@kernel.org |
||
|
Marc Zyngier
|
17c1f960cb |
PCI: xgene-msi: Sanitise MSI allocation and affinity setting
Plugging a device that doesn't use managed affinity on an XGene-1 machine results in messages such as: genirq: irq_chip PCI-MSIX-0000:01:00.0 did not update eff. affinity mask of irq 39 As it turns out, the driver was never updated to populate the effective affinity on irq_set_affinity() call, and the core code is prickly about that. But upon further investigation, it appears that the driver keeps repainting the hwirq field of the irq_data structure as a way to track the affinity of the MSI, something that is very much frowned upon as it breaks the fundamentals of an IRQ domain (an array indexed by hwirq). Fixing this results more or less in a rewrite of the driver: - Define how a hwirq and a CPU affinity map onto the MSI termination registers - Allocate a single entry in the bitmap per MSI instead of *8* - Correctly track CPU affinity - Fix the documentation so that it actually means something (to me) - Use standard bitmap iterators - and plenty of other cleanups With this, the driver behaves correctly on my vintage Mustang board. Signed-off-by: Marc Zyngier <maz@kernel.org> [lpieralisi: replaced open coded GENMASK(6, 4) with MSInRx_HWIRQ_MASK] Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-10-maz@kernel.org |
||
|
Marc Zyngier
|
011f4fc1e8 |
PCI: xgene-msi: Get rid of intermediate tracking structure
The xgene-msi driver uses an odd construct in the form of an intermediate tracking structure, evidently designed to deal with multiple instances of the MSI widget. However, the existing HW only has one set, and it is obvious that there won't be new HW coming down that particular line. Simplify the driver by using a bit of pointer arithmetic instead, directly tracking the interrupt and avoiding extra memory allocation. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-9-maz@kernel.org |
||
|
Marc Zyngier
|
c9c1578f11 |
PCI: xgene-msi: Use device-managed memory allocations
Since the MSI driver is probed as a platform device, there is no reason to not use device-managed allocations. That's including the top-level bookkeeping structure, which is better dynamically allocated than being static. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-8-maz@kernel.org |
||
|
Marc Zyngier
|
0756244d4c |
PCI: xgene-msi: Drop superfluous fields from xgene_msi structure
The xgene_msi structure remembers both the of_node of the device and the number of CPUs. All of which are perfectly useless. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-7-maz@kernel.org |
||
|
Marc Zyngier
|
d17e3f8a93 |
PCI: xgene-msi: Make per-CPU interrupt setup robust
The way the per-CPU interrupts are dealt with in the XGene MSI driver isn't great: - the affinity is set after the interrupt is enabled - nothing prevents userspace from moving the interrupt around - the affinity setting code pointlessly allocates memory - the driver checks for conditions that cannot possibly happen Address all of this in one go, resulting in slightly simpler setup code. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-6-maz@kernel.org |
||
|
Marc Zyngier
|
fddf72ed7b |
PCI: xgene: Drop XGENE_PCIE_IP_VER_UNKN
XGENE_PCIE_IP_VER_UNKN is only refered to when probing for the original XGene PCIe implementation, and get immediately overridden if the device has the "apm,xgene-pcie" compatible string. Given that the only way to get there is by finding this very string in the DT, it is obvious that we will always overwrite the version with XGENE_PCIE_IP_VER_1. Drop the whole thing. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-5-maz@kernel.org |
||
|
Marc Zyngier
|
e3ac25cc95 |
PCI: xgene: Drop useless conditional compilation
pci-xgene.c only gets compiled if CONFIG_PCI_XGENE is selected. It is therefore pointless to check for CONFIG_PCI_XGENE inside the driver. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-4-maz@kernel.org |
||
|
Marc Zyngier
|
0d402bd41a |
PCI: xgene: Defer probing if the MSI widget driver hasn't probed yet
As a preparatory work to make the XGene MSI driver probe less of a sorry hack, make the PCI driver check for the availability of the MSI parent domain, and defer the probing otherwise. Signed-off-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Link: https://lore.kernel.org/r/20250708173404.1278635-3-maz@kernel.org |
||
|
Marc Zyngier
|
2c9e7f8574 |
genirq: Teach handle_simple_irq() to resend an in-progress interrupt
It appears that the defect outlined in
|
||
Arnd Bergmann
|
dceb36675b |
Merge branch 'newsoc/axiado' into soc/newsoc
Support for the AX3000 SoC, from Harshit Shah <hshah@axiado.com>: The AX3000 is a multi-core system-on-chip featuring four ARM Cortex-A53 cores, secure vault, hardware firewall, and AI acceleration engines. This initial support enables basic bring-up of the SoC and evaluation platform with CPU, timer, UART, and I3C functionality. The series begins by adding the "axiado" vendor prefix and compatible strings for the SoC and board. It then introduces the device tree files and minimal ARCH_AXIADO platform support in arm64. * newsoc/axiado: MAINTAINERS: Add entry for Axiado arm64: defconfig: enable the Axiado family arm64: dts: axiado: Add initial support for AX3000 SoC and eval board arm64: add Axiado SoC family dt-bindings: i3c: cdns: add Axiado AX3000 I3C controller dt-bindings: serial: cdns: add Axiado AX3000 UART controller dt-bindings: gpio: cdns: add Axiado AX3000 GPIO variant dt-bindings: gpio: cdns: convert to YAML dt-bindings: arm: axiado: add AX3000 EVK compatible strings dt-bindings: vendor-prefixes: Add Axiado Corporation |
||
Harshit Shah
|
a6beb2bdb0 |
MAINTAINERS: Add entry for Axiado
Add entry for Axiado maintainer and related files Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
525f46c7e3 |
arm64: defconfig: enable the Axiado family
Enable the Axiado SoC family in the arm64 defconfig. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
1f70557790 |
arm64: dts: axiado: Add initial support for AX3000 SoC and eval board
Add initial device tree support for the AX3000 SoC and its evaluation platform. The AX3000 is a multi-core SoC featuring 4 Cortex-A53 cores, Secure Vault, AI Engine and Firewall. It adds support for Cortex-A53 CPUs, timer, UARTs, and I3C controllers on the AX3000 evaluation board. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
729b770bb4 |
arm64: add Axiado SoC family
Add ARCH_AXIADO for the support of the Axiado SoC for arm64 architecture. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
678fefdfe9 |
dt-bindings: i3c: cdns: add Axiado AX3000 I3C controller
Add binding for AX3000 I3C controller. So far, no changes known, so it can fallback to default compatible. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
7346be495b |
dt-bindings: serial: cdns: add Axiado AX3000 UART controller
Add binding for AX3000 UART controller. So far, no changes known, so it can fallback to default compatible. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
4c5250ebc3 |
dt-bindings: gpio: cdns: add Axiado AX3000 GPIO variant
Add binding for Axiado AX3000 GPIO controller. So far, no changes are known, so it can fallback to default compatible. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
36f4223449 |
dt-bindings: gpio: cdns: convert to YAML
Convert Cadence family GPIO controller bindings to DT schema. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
c1fbbb76ec |
dt-bindings: arm: axiado: add AX3000 EVK compatible strings
Add device tree binding schema for Axiado platforms, specifically the AX3000 SoC and its associated evaluation board. This binding will be used for the board-level DTS files that support the AX3000 platforms. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Harshit Shah
|
ffab86698c |
dt-bindings: vendor-prefixes: Add Axiado Corporation
Link: https://axiado.com Acked-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Harshit Shah <hshah@axiado.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
8c25d964e8 |
RISC-V soc defconfig for v6.17
spacemit: Enable sdhci and pwm drivers for the k1 soc in defconfig, the former as a builtin and the latter a module. starfive: Remove a no-longer required config for the starfive sound driver. Signed-off-by: Conor Dooley <conor.dooley@microchip.com> -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCaHfIIQAKCRB4tDGHoIJi 0tO/AP45rPSVx3q1CkIWmwuwjfoM+jWJFwCUEjjn9c7riA1e6wD+O53C29GRv18c 5QaMuQ+SK3u1jVSVRI3QzFzlDEKt4AU= =g3vT -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/9EEACgkQmmx57+YA GNmkmRAAsVU+v1C9BZm1la4iZcD+2gOnt0UYe7jlU6Tb/JqJFDXt84ZXmx68tDCg 5pnYNAyWid7krmwwJkydrgHN3L38caFUpIkJfoTgLGXUYXT3GG2sfAUhVpcRBilh sHFJLUNCwXXB0YTvAO7Wv3RpDiGzwrdQZtObwv0OsGCaiWp0vaWf2+Vu7oovmkdX QE7pjB53psT9QJS2m+NpB+2sg5S+dbzyMFuB79hL8VmVn5aJKU3RPF8M+UaeCOfS M17p99pjqSNbafNKB6pyL1mmH/INBQHw1VA8jMAnFfGgWmhRUd3a++IoIshfmjmU N0On1RsOg4iWEFGNk20rilq/a3oNNTPz+yFCuaq2cSmxFX/RaMfgoS5xrWKUfHlW CZ7YDh7iUg9ol/y2Ue0p6Q6o2We4+o8r/6UQDeQgbQpDJqiSIEHXA9t4IzwwkHUa V0WHuYTt5hOkITfQjXrn55CwJwK/S7qqdov0RQ3KnqiuMYKSmxzOaQAaH7Le5PMG 3jj6s19Iy9fV3EitjUHBPJFG2fBx9Pv6kOZOUK1MPlW+R54RCyH/ruWq8w9hngGk NQzKOxbkM6jTSgNVIHtvSqOExVTGItw8/EEAUTTrTTdy8DdvP16EwN3B24UiJQIt vrV6uksJfy3OUng20mK1umHE6iWP+30lMXDlxSC3EGUnlDsJQIE= =Z97i -----END PGP SIGNATURE----- Merge tag 'riscv-config-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/defconfig RISC-V soc defconfig for v6.17 spacemit: Enable sdhci and pwm drivers for the k1 soc in defconfig, the former as a builtin and the latter a module. starfive: Remove a no-longer required config for the starfive sound driver. Signed-off-by: Conor Dooley <conor.dooley@microchip.com> * tag 'riscv-config-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux: riscv: defconfig: spacemit: enable sdhci driver for K1 SoC riscv: defconfig: Enable PWM support for SpacemiT K1 SoC riscv: defconfig: Remove CONFIG_SND_SOC_STARFIVE=m Link: https://lore.kernel.org/r/20250716-defrost-regime-20a55ed925ad@spud Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
c18b21c5d5 |
i.MX defconfig changes for 6.17:
- Enable S32G RTC driver as module in arm64 defconfig - Enable drivers used by imx28-amarula-rmm board in mxs_defconfig - Enable INPUT_PWM_BEEPER, USB_HSIC_USB3503 and BT_HCIUART_BCM in imx_v6_v7_defconfig -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEFmJXigPl4LoGSz08UFdYWoewfM4FAmhzSLUACgkQUFdYWoew fM6fYQf/Tg4aRk0Z7YyQS1InW8bIOdswvvIelpGEUEOfYhOolvGCAemHeU4eT5Bs M82S8n6Ntbsu9TcAB/Q7Gp5W8Wu4wF4I83HiwykJ2WQuLLGXRGT6yQNYDycPAJbR 43LtNqvavBcAnnz5CXqCoQ4OQ1hVLhYUHiWtWBTCZ+0Lv12JE0Sfo4fkj9HGy/ym fpHOrKaB00yLBO/O0tALAfp8Poct9VUJLXlnVqy5BBMNvNVvL7I1ZpoPRlwk2Gdv lshhQahgIOIErHrtMYk7izZyb3sVci8Gq9COuwv5OYruxDBY2cCfYCHmff9m3Ef8 W36NoETUj15uCHk/ijcy3TcDrB+1+A== =J9v5 -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/8+MACgkQmmx57+YA GNnRfg//dPrM1foO5avKnNdvNPuC5ZWjeVMPIqX2r0waV7rCgZiBJCdnbTzunfSi VgyJsNYEQ+jE4g/LUFQLJeHweCkretYG5Y6FpmU9i2KdXIvomVPOlihLVEHAciEk d98rNcsCb8hCxRo/kvKHeeKiQ9nTlAPjNe87tbrZ3I+UdIe6rR+V4ZJ49gKAIs3J AiR8Ez7JegLjgNGVVVa96tKFvXOG7YmgQhJBslulg0/A1QHgbr3sWdflsBLJnrr1 SaNXuviEZisZm5GUG0e+qtxKfPWXkA0OSnFzfw5DEImd0VF3m4mTAiC2Wo3L9vS9 zvhmf71ohGqSPBZ5Vh0DO12xuNeNYTWoB0U6xZDT8X8z8hK2qU9zXNwFoa7pmIdh RzxkeT4lflviT0YglFtPglmv7iEar2NHpbLpWKXt/x2Ozq50+honcNb7EgEAyPFp QFM98B5pgnmw4RD/8L1hmD2ZdEMOBdPPz+TAD1JPwC1jU16XfaM+P0QgWvo72iQW xdAvNlBuJCJO7fpTpVOzsnAZ0IQT7t9r96AgKHj+oEW+101B0AT79Cq1HnP/tkmm ewDXW8DoVkgiYz/HkdeKP8AxvYyS7LKtvI3IPAw0YrctTzkR6PICJ0fqIkLnWEXY 6+bkIcskNLOsyJALfmHioTXDaymxjkQEPxwMtKmpuuo4Ag6Lfc8= =CHlJ -----END PGP SIGNATURE----- Merge tag 'imx-defconfig-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into soc/defconfig i.MX defconfig changes for 6.17: - Enable S32G RTC driver as module in arm64 defconfig - Enable drivers used by imx28-amarula-rmm board in mxs_defconfig - Enable INPUT_PWM_BEEPER, USB_HSIC_USB3503 and BT_HCIUART_BCM in imx_v6_v7_defconfig * tag 'imx-defconfig-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux: ARM: imx_v6_v7_defconfig: select CONFIG_USB_HSIC_USB3503 ARM: imx_v6_v7_defconfig: select CONFIG_INPUT_PWM_BEEPER ARM: imx_v6_v7_defconfig: cleanup with savedefconfig ARM: mxs_defconfig: select new drivers used by imx28-amarula-rmm ARM: mxs_defconfig: Cleanup mxs_defconfig arm64: defconfig: add S32G RTC module support ARM: imx_v6_v7_defconfig: Select BT_HCIUART_BCM Link: https://lore.kernel.org/r/20250713055441.221235-5-shawnguo2@yeah.net Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
0570e9064c |
arm64: tegra: Default configuration updates for v6.17-rc1
Enable the HSP and BPMP via the configuration instead of selecting them, which can lead to problems. Also enable support for Tegra241, which was never done after support for it was added, and Tegra264. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmhxir0ACgkQ3SOs138+ s6FhJBAAmnjQOaQPOsmwTXRZcYERrvAw2opyVNhifDvhaf5CSb8y0Qq2/Sp8jraW 7odU3jSxEy+DDKscAhIseequMs8VyAHtkgeOcQ+VS2XXiJJq7B0m5X5Hso470cdr hwnooio6Ljh9+S6t6gF7kF9vp1dZSl1JTdCqUGl6qJCAGcS2dfEc+YRZss40pyWt p3NQiLnCpmWqo2te9VzUKOFsotOO0WtrVbwQ6qnwv8as3pzNfcK230OlpwKtkesn oGqqgr1/cvXH1LSNZzQqZoZdNbQNuvvZbr7Lc0cOjeRmo7/2s1DDr6uq5DdqaXok aG1ozW7HaIoaPSGPFULZF/1mt7Po/W/g7LaWaNIsqksTSJ2ye9c25T8qh4517Iq/ nyrsZxaXtXNah9PmwOiV3p5dPr1o3buvbyvWuIhW0jzdV6CcZQcG1q+yvvUJ2wDp dunaQA8of4PnGbsTI6QX6NyBuZ8+xfXuj8Lbjzp7JCha+GXkXzQ94Oxt1lZQORNv aggSg/T5ORAaXTJxYiyD5Zqf2sCsIMl8ZxOTJ9KySvOmBBr3Y7cnrTL1aJotIw0r 73b2As1NR7K24/VzmX2pvYbIpNmihsdid4SkAoxX24FQ7Mg2GCKqzOB9guFhQ0is ri9U3GvuCMtnDD4O49jo83QM6CSWSVp36e2oOG/ACUpqAE785Ks= =ARB0 -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/80cACgkQmmx57+YA GNmo9Q//fx+345Q7e7cRIXQc6WcLk35tpJ6Rp5AZ2DWF3gLR91sN3O5f63bZ3sb3 f2TFIj/inusc7ph6wh7GVA1aGQhW4ADWb4vrhEyHmCIMRCQ1tbeyOg8rm1AmiaJe 0nQIFR2m3i1dltgB8DW+ueQ7WnutV09uok/A1wPu4NXFVktVLOQHjp+C0M5SuAsT 6uCqctBaMGpQlnTP8KhnsdSF1VCItowHkSJ26zX9ALmV8t9eweAtwGsWy8oV8id4 IdsUDQ4Id0Ba4wWLdru0j6aNsSr6Jt6uPbX/WpCQ7/z/+IePTHvDLHdvTNTELmSz kMLrqWZZTO77wi1Im02IERbA3ltJJTeSgBWt8AGSBq5XCD5Ti2yFoOBWrSp6Bg5x IJDc3CbJX6s/U8e7grHBOU+w+sk38VcuelRkGCdsI5jo1Lglan7fN5n3/dnOrwn8 Q9YVi5BY7CU57559tI7np8sI1tZP3En9UBpKzJFfquu274xSGoLZWgspTt1d57t1 2pyPsh24lE0mgfYmTLTE50PLJbchagMwya0s0psJNJTmCmrMru0nssShdMzuWFDT +Ehz+7twHLqRXiHzXFCdDk0MMdZb6Q2Wz95VWxEWeQNwu+SV58jlz/QtE3f8BBRD h0i8zoLFGenVaCPrXiOuJg9f6mKnadEY/9uVghehZEMWfhcwky0= =OiJ2 -----END PGP SIGNATURE----- Merge tag 'tegra-for-6.17-arm64-defconfig' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/defconfig arm64: tegra: Default configuration updates for v6.17-rc1 Enable the HSP and BPMP via the configuration instead of selecting them, which can lead to problems. Also enable support for Tegra241, which was never done after support for it was added, and Tegra264. * tag 'tegra-for-6.17-arm64-defconfig' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: arm64: defconfig: Enable Tegra241 and Tegra264 arm64: defconfig: Enable Tegra HSP and BPMP Link: https://lore.kernel.org/r/20250711220943.2389322-8-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
Li Jun
|
8adc8e1657 |
bus: del unnecessary init var
The compiler generates initialization instructions, which consume additional CPU cycles. the sysc_clockdomain_init should assign a value to 'error' before it is read.so the var don't need init to 0. Signed-off-by: Li Jun <lijun01@kylinos.cn> Link: https://lore.kernel.org/r/20250604081712.119523-1-lijun01@kylinos.cn Signed-off-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
Kory Maincent
|
acbf491e07 |
arm: multi_v7_defconfig: Enable TPS65219 regulator
Enable the TPS65219 regulator in the defconfig, as the TPS65214 variant is used by the newly introduced BeagleBoard Green Eco board. Signed-off-by: Kory Maincent <kory.maincent@bootlin.com> Reviewed-by: Andreas Kemnade <andreas@kemnade.info> Tested-by: Judith Mendez <jm@ti.com> Link: https://lore.kernel.org/r/20250620-bbg-v5-5-84f9b9a2e3a8@bootlin.com Signed-off-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Kory Maincent
|
d50faff722 |
arm: omap2plus_defconfig: Enable TPS65219 regulator
Enable the TPS65219 regulator in the defconfig, as the TPS65214 variant is used by the newly introduced BeagleBoard Green Eco board. Reviewed-by: Andreas Kemnade <andreas@kemnade.info> Signed-off-by: Kory Maincent <kory.maincent@bootlin.com> Tested-by: Judith Mendez <jm@ti.com> Link: https://lore.kernel.org/r/20250620-bbg-v5-4-84f9b9a2e3a8@bootlin.com Signed-off-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
a4bb91d128 |
mvebu dt for 6.17 (part 1)
Use recent scl/sda gpio bindings on kirkwood boards (Keymile ones) -----BEGIN PGP SIGNATURE----- iF0EABECAB0WIQQYqXDMF3cvSLY+g9cLBhiOFHI71QUCaHdpIQAKCRALBhiOFHI7 1QA8AJ46MGcVb6Ub4NhrGjADg11PMLRwrACfeqEQdUH+IGvn8OJjE6LJ0RQw/7U= =U/5H -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/8oAACgkQmmx57+YA GNlxRg/+MMdl3u1ocYAcf/e6Nb9SqU/4MplNidQmbPehjn4xiipyW2ueifEMrGGn pKTkMQ7sW75hfi6jwVba21mpie08bLfb24KNOFa8fO/j4UpOXfHlaco4DQX04Hx9 wWkW+qorlaPjxes7UsmPRoWCyq3852AKDMq/C1ThP/+noMQCvSpOOHunXTTg1mFR bzid2eg65/5jDwAZQCVgTRuSM64ik+V7uQRumXIbjfqQtJR6AzWuKcErrrgdYfAP EwaDdzKC3yKAF/pqwC7j/S3UdW6gmf4BZx0OQiW/1i0b9JrWcgi2ktr4ksnHOU8/ MQs1nscEMdgHgkdbX1fOxbOp+Sw9OEKrMOVuVjzjMWhZgOe5gViA10F2k9LjMs1Z NdCI+wuek/Fn/CNk/KecYMbvapDxwCn9+r9Bi7rdT6PndVBHdFt6hxIreTyAJdJ9 3FrzC1bDmHOFMhEwjtHXi4xfOJf6Aiv3gIT1pi5DrAZk21hJ1G7B9Mu0GYJsJ714 BVRr1y1X03xCiRwO3ezRck0+3sBZjbOX03Pt2xpqVhzr/Y6GQbPoJ3B2pUjo+0fM mj9N6ql5z/6/HxYEIEWOh78+Tz9gusqWKB48PFmXtcsdHSDj6i5f2heIJK8hP58h WHS0xIuPIfVjX4bNcOIEQrzfLIC3jlBH8nxPresptZAKM0IFtnA= =pE4D -----END PGP SIGNATURE----- Merge tag 'mvebu-dt-6.17-1' of https://git.kernel.org/pub/scm/linux/kernel/git/gclement/mvebu into soc/dt mvebu dt for 6.17 (part 1) Use recent scl/sda gpio bindings on kirkwood boards (Keymile ones) * tag 'mvebu-dt-6.17-1' of https://git.kernel.org/pub/scm/linux/kernel/git/gclement/mvebu: ARM: dts: marvell: kirkwood: use recent scl/sda gpio bindings Link: https://lore.kernel.org/r/87ms94xzr8.fsf@BLaptop.bootlin.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
7097d52d55 |
Amlogic ARM64 DT for v6.17:
- Align wifi node name with bindings - Add pinctrl nodes for Amlogic S7/S7D/S6 nodes - Enable the NPU nodes on Alta & VIM3 - New boards: - Ugoos AM3 -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEPVPGJshWBf4d9CyLd9zb2sjISdEFAmh3Vi0ACgkQd9zb2sjI SdHtSg/8DNG/Hog2oBQKb58ucJXGSdc/S9LH1UaQNSGbB/yHj4fiP0R/Lu4rQHKG phtQUYgPoMb7bmgXQ18sQwg98k5MUfjSBKAkT1EJYjiALr/vET17Hstj0wOmr39k CnKYX6L9HRWpsQq4o9mmX+qqJsQF/emsdbuKFcZ36P+k/85RKC7VU7V0DMFLmY36 1x0iw/DP11fGw+K2dZnv1R+4R0/egRONY+itGqrnOV4lhf0lsurvCQxBkq29z6sD tntWy9r0upErGZcupxHHayteu9Q1UDtEVK8FeieeAhCbalJLzahD73sLqAp93nBE nsz3WhwkuH9GLiWBUH6h+nAZJzWULySgQDSSR4qEfUuJmAMIB4tn/wAMSeZnrASq ohpXqOO1VSN01oKhi5wkN8bNwaDYRzvINpx6avtszJ80UMsLDL+hLHTEj9bKUxpU /7qHmnYN1fe/PYOrB9Gi4fZm78iewVBd3XfAuIyQS6mNVTbcZzHSi8Zv1qolTx7j fC9jHjuZ9gXKF34Xw4P89TEGVak4zvQIWxHgpqhU+JJdDit0W2nefOfmWwwkc32l aO3iGg7M7oByrINfEIdJtZJeeqbU75V7ekaLxTcEuEzUG2p9gQx8HEdDIJY/cWcD 8IxaIcm4yzKDxV5684w3jPE/sqQbkL9AyXIRPKsU6mqQILFrcRI= =msTy -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/8moACgkQmmx57+YA GNnObw/8DC5a9TaQqE4ULHlPqEJ3nj8PGowt7v5Y2cNZPKo+cJZipEpKykn/c3CC Opa3oHBMcWJbhqEYfzylVoWtbRergpXKa8HudHH4dNmymRRRMRswAvy3dM1F0uJ2 0yi9WbLnr4QYMKKKLoftBb/aQorRZkvl41Af47ENSZxDJYiGzSEo2OgiXvzzzU7X 5YaSnDlyPjSXi+M3pjZMkSNt0tA0m2WUI5CdV3uvot5hIa0RgOoiK6fPT211Ot9K d2Uylh72nR1rC4PzxXGaBx5q6xF2erROc/UZ913aK3+X18McHCuxpvj9xYvkU8U9 qwDx++yhobUs2Tf2RDY6BjqXQc7HyuYcthRpk9SriSpTJQYeVpwWkpvjjS8K8x5h oElcHen0mNW/9SGtQ1rSyNmKSJm2zpQ/nbzppU4qM0VPmHnPZB93Le/5TOml/mof Fb8i7+5jxeoRNuxUW859uzLeJdQ8k0IjEXW+oANrnNolHMKxVRFJcHenqmYbDPyX BI7Dw4Zh+T6TTZdeAUD5/e/DFmBxBieqdYFf4Azuui4EGMa80vSbzcBZ2C4SU59P ioVJZBvm4N9CGXbVib1/HZqsk4E/78DrkP0FF58R926qeUXNjNA0sR65x/PvKsCH NDoSVguyEe/3rBsz44EoidtA84w1J1wQ2UWyaMWyOssJ1tpxRTI= =R01F -----END PGP SIGNATURE----- Merge tag 'amlogic-arm64-dt-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/amlogic/linux into soc/dt Amlogic ARM64 DT for v6.17: - Align wifi node name with bindings - Add pinctrl nodes for Amlogic S7/S7D/S6 nodes - Enable the NPU nodes on Alta & VIM3 - New boards: - Ugoos AM3 * tag 'amlogic-arm64-dt-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/amlogic/linux: arm64: dts: amlogic: Enable the npu node for Alta and VIM3 dts: arm64: amlogic: add S6 pinctrl node dts: arm64: amlogic: add S7D pinctrl node dts: arm64: amlogic: add S7 pinctrl node arm64: dts: amlogic: Add Ugoos AM3 dt-bindings: arm: amlogic: Add Ugoos AM3 arm64: dts: amlogic: Align wifi node name with bindings Link: https://lore.kernel.org/r/3d93b621-9544-4a68-85db-6f87a9e8fa5c@linaro.org Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
7723866e8b |
Qualcomm Arm64 DeviceTree updates for v6.17
|
||
|
Arnd Bergmann
|
1037b300df |
Allwinner device tree changes for 6.17
This branch includes a change shared with the clk tree for adding the missing PPU0 reset on the A523. The PM domain DT binding immutable branch is also included, which brings in v6.16-rc2, as well as PM domain bindings for other platforms. Other changes include: - RGB666 LCD pin definitions for the V3s PE pins and V3 PD pins - node order fixes for the A523 dtsi - UART1 pin definitions for A523 - Allwinner board DT binding cleanup - EMAC support on A100/A133 - Enabled on the Liontron H-A133L board - SID efuse, power controllers and GPU added for A523 - A523 GPU enabled on all existing boards New boards: - Xunlong OrangePi 4A with the Allwinner T527 SoC. -----BEGIN PGP SIGNATURE----- iQJCBAABCgAsFiEE2nN1m/hhnkhOWjtHOJpUIZwPJDAFAmh2jp0OHHdlbnNAY3Np ZS5vcmcACgkQOJpUIZwPJDBDIQ/8C/vnF+mjoNj/Gci0AUMbtVVvI4G28x8bsGVP jy3Z2dBuEQvU4eGvOKGyM9oJ5WfQBlpRS9nlRf/NHu/tASc7gXGHb7OJOlAocIUr ny3MpO2un0nx6HbtR6RtciSSLoasB6HtAKBscxmapJ3TiZBbjDtI7Z5l+Vxx75z8 Fo6xxQ9n+Iyxo3X6wZi9vp/d15Xz4LVy2iarN/JY+jywGtKZOcpsqEKqIV7m6Lcf 6pL2/ZaX38JzOdCY4lNsHUA827Ep/0waXirmUg0rvi8BpI4s1Cysh6XIbyrlQjaK xbqRvWWg0ZEaC3j2rcUTLaXREMsl5OFkX/5ywCysh0K76kKwxDvnPnDYUq3yOlwL qBO7PUEdCywqfSaaNFR+d8JqnALFT/h5P1KJhx7L2PpNpl3vH/TFy2EIVZgy+A2W p2+hkmqB211uJpzWdQ98ED0aIRErDM1vq0pi3KLqFGATmgp/ZQ53UbtrWDwI1NEN TUJK80ZztmyqGWlMTsSIHajgt7OAPI+Gc/gIv8fFLbciHoYV68HBAO3t6ljDKbOe grwLFhPLe3OELGkKsoOsrSsDJ39ijYpXMw4ssuDQY+TDdEtCrMC1F/NPdS05NQx1 igjLrUHOD6dMo4azw4uOPNosXir9+Rjywuqeuj/CBJfJkCqWDCh9OJFhWkaFMi01 ATqMzjY= =CwjI -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/7HUACgkQmmx57+YA GNkiWA//XXWjj5W1dEf8xWJFwL5YwJVkX0s+5XPWnAJ8YtLuuttt64bO/dCr74SL P6HeEsLLgW7+/LCCd0owkCz+GW+xGTQ5h/NfWgI6tAH73LV4DZ3XGztts06gUuZ1 DXzWJpRiV3CBUgN52eXdxvjsM4wgDwShck5DH21SbhQf3NpCB7YAtXi3eelqgHrh zrsR4UzfF2b/efKMeJP6vORLT4KkumS+IJsMS6cMErIXFeu/kOY7q5f8jvF6FftL 117kyEl55OiFV5E0S15zdnSGxiNPYWnwi00BUd2HDfxAer0/ow0lbW0bUwlAUd4V a7mTxi74Wv8QBgIw/tn+o5Fi24wz86c+Lks85rRC6YlkuQrExaNK2bC7Vzxc7imS PakQQnQMnIWA7kf/log2PdIX89gNYe7Lh5x7SKjvd0UmIvsgbwMX51e18P52it0a /81ntWhwhYoE7A+qVKZYleb2dG12/893hdW1lxKGnjiBsEkL15U9fsIKFAzgjKCb UHrr/dcPEcCedytSnTkOqiws1bscv9zHbc7qN0VEPtSbRwsVUHyDRcw3XFcWRSgK JlfiCuYvr+aOKegKihXauxLGDXwK1Q1GK61hMcwJGRocswENT2LA/vcIYDR0e8hR CYkc0IilHKyf/14HF+qBj5roPZkufJYS9T0xLs1tEsKRxMbeomI= =v3GV -----END PGP SIGNATURE----- Merge tag 'sunxi-dt-for-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into soc/dt Allwinner device tree changes for 6.17 This branch includes a change shared with the clk tree for adding the missing PPU0 reset on the A523. The PM domain DT binding immutable branch is also included, which brings in v6.16-rc2, as well as PM domain bindings for other platforms. Other changes include: - RGB666 LCD pin definitions for the V3s PE pins and V3 PD pins - node order fixes for the A523 dtsi - UART1 pin definitions for A523 - Allwinner board DT binding cleanup - EMAC support on A100/A133 - Enabled on the Liontron H-A133L board - SID efuse, power controllers and GPU added for A523 - A523 GPU enabled on all existing boards New boards: - Xunlong OrangePi 4A with the Allwinner T527 SoC. * tag 'sunxi-dt-for-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux: (21 commits) arm64: dts: allwinner: a523: enable Mali GPU for all boards arm64: dts: allwinner: a523: add Mali GPU node arm64: dts: allwinner: a523: Add power controller device nodes dt-bindings: power: Add A523 PPU and PCK600 power controllers arm64: dts: allwinner: A523: Add SID controller node arm64: dts: allwinner: a133-liontron-h-a133l: Add Ethernet support arm64: dts: allwinner: a100: Add EMAC support arm64: dts: allwinner: a100: Add pin definitions for RGMII/RMII dt-bindings: arm: sunxi: Combine board variants into enums dt-bindings: power: qcom,rpmpd: document the Milos RPMh Power Domains arm64: dts: allwinner: t527: Add OrangePi 4A board arm64: dts: allwinner: a523: Add UART1 pins arm64: dts: allwinner: a523: Move rgmii0 pins to correct location arm64: dts: allwinner: a523: Move mmc nodes to correct position dt-bindings: arm: sunxi: Add Xunlong OrangePi 4A board ARM: dts: sun8i: v3: Add RGB666 LCD PD pins definition ARM: dts: sun8i: v3s: Add RGB666 LCD PE pins definition dt-bindings: reset: sun55i-a523-r-ccu: Add missing PPU0 reset dt-bindings: firmware: thead,th1520: Add resets for GPU clkgen dt-bindings: rockchip: pmu: Add compatible for RK3528 ... Link: https://lore.kernel.org/r/aHaQFe3Lr8Qzyb1M@wens.tw Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
c522d00e1b |
TI K3 device tree updates for v6.17
Generic fixes and cleanups: * Enable overlays for all DTB files * Enable Schmitt Trigger by default in K3 pinctrl SoC specific changes: AM62D * Add new SoC support and pinctrl entries AM62 * Remove eMMC High Speed DDR support * Move eMMC pinmux to top level board file J784S4/J742S2 * Add Power on BIST (PBSIT) nodes * Add ACSPCIE1 node J721S2 * Add McASP support J722S * Add alernate audio-refclk0 node Board changes: Multiple boards * Bootphase tags for Ethernet boot support AM62D2-EVM * Add new board support AM62A7-SK * Fix pinmux for main_uart1 * Add SPI NAND support AM62P * Fix PWM_3_DSI GPIO direction, SD pull up, I2C ups on AM62P-Verdin * Add bootph-all property for Ethernet boot AM62-Verdin * Enable pull-ups on I2C buses AM654-base-board * Add boot phase tags for various bootmodes AM64 * Add boot phase tag PCIe EP boot * Fix PRU-ICSSG Ethernet ports on AM642-PhyBoard-Electra AM69-SK * Add idle-states for remaining SERDES instances J722S-EVM * Fix USB gpio-hog level for Type-C -----BEGIN PGP SIGNATURE----- iQFEBAABCAAuFiEEyRC2zAhGcGjrhiNExEYeRXyRFuMFAmh18A0QHHZpZ25lc2hy QHRpLmNvbQAKCRDERh5FfJEW43WXB/9n9R5iu91d1eCwPtTLdKtuzMNSJA82IJYx Xy/4vKbj2w15Vzc3/1HQR2ht3GZAnXmg+5ybRUPRHkMLD1uPhVJkRByD91DEiN4E GdBz1167S9TJUjZym84gZUDwfyItfYoPd02DO+ZUOqMIQ5PwK5u3Id8t1mtluQOM ZrgaJOKIqwROobvzOsa5J66bu+yyaSxxS5A8ohcM7gKWmvXaq++A4Km6mFUMJ/WU Lt2zpP0j3nAXZ56lh0fFZSi86e7d+5w+lbLCKpxwQxdYFRcEhlL1vsY9kRZ0afUi 6dAD51UiUtov/04/sx4G53w6Hzk0geNSKDLJFYT2NGjdJSx0h4i2 =RjfZ -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/7BMACgkQmmx57+YA GNnZfRAAqmjtP0qY2/glEiN+385vel86hV/nvwI+JocatSyxzNUMaLWhCdciFNF8 +i70iGRQTmZGLTuRd8dkVZFDNgA85urzZ2RjFH6n7FsbQ19rTXQWSgXRiZukVhYT OBnbsGJit2iCarwMBwYllML1J3dcmSx0KDf1PLedfP3Qlp1dBY/Xw7LLvJBqBCFs +zV33exbw9Zzo6ifiKRpGdE5SFHLENakmmXlyQTwE2madLwPY6GfsejjMwWWM3rV AkqUbnwfGeANNZ2AS1wO/gK98LfyQ1oRmymfAgvm/Mm+KVrBFTsl0tm22JZwUf6U s0dSRMYQzK4pXLz0TkfwdIUAJG9xZC7A9C5hBNQWyeV7v7392MRD5n8eM/bMmdt/ lKHQ7AYQ5C9Fdaw6/0UEq7VmFDOa2pVenmu2sGnjhL0QDB4Fz23ysQJeXRZ9yT5o /Vs5BoeRZ1AGWye+mfstNyVFn5T95RKvu0A5deJ1HPhnKSxsXwQNq+IbLovBdeZU wNavUyOaswBy6EUVmArlscUF1LZ7R8FD8Qbk5VFMcgiwOZ69f8CglJvDTigjhLfi x+bEBLlhJ2x4g1bPaMzAZsna/QJ1VDaUC3PPaotYmUfGbcC2oPaNjCxIWL9binM/ +RP3lP3APRSku05pyilTH7M0qt6QuJ5Fkv3LO6xGLl8nsBaSW5U= =OALb -----END PGP SIGNATURE----- Merge tag 'ti-k3-dt-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux into soc/dt TI K3 device tree updates for v6.17 Generic fixes and cleanups: * Enable overlays for all DTB files * Enable Schmitt Trigger by default in K3 pinctrl SoC specific changes: AM62D * Add new SoC support and pinctrl entries AM62 * Remove eMMC High Speed DDR support * Move eMMC pinmux to top level board file J784S4/J742S2 * Add Power on BIST (PBSIT) nodes * Add ACSPCIE1 node J721S2 * Add McASP support J722S * Add alernate audio-refclk0 node Board changes: Multiple boards * Bootphase tags for Ethernet boot support AM62D2-EVM * Add new board support AM62A7-SK * Fix pinmux for main_uart1 * Add SPI NAND support AM62P * Fix PWM_3_DSI GPIO direction, SD pull up, I2C ups on AM62P-Verdin * Add bootph-all property for Ethernet boot AM62-Verdin * Enable pull-ups on I2C buses AM654-base-board * Add boot phase tags for various bootmodes AM64 * Add boot phase tag PCIe EP boot * Fix PRU-ICSSG Ethernet ports on AM642-PhyBoard-Electra AM69-SK * Add idle-states for remaining SERDES instances J722S-EVM * Fix USB gpio-hog level for Type-C * tag 'ti-k3-dt-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux: (33 commits) arm64: dts: ti: k3-am69-sk: Add idle-states for remaining SERDES instances arm64: dts: ti: k3-am62a7-sk: add boot phase tags arm64: dts: ti: k3-am654-base-board: add boot phase tags arm64: dts: ti: k3-am65: add boot phase tags arm64: dts: ti: k3-am69-sk: Add bootph-all property to enable Ethernet boot arm64: dts: ti: k3-j722s-evm: Add bootph-all property to enable Ethernet boot arm64: dts: ti: k3-am62p5-sk: Add bootph-all property to enable Ethernet boot arm64: dts: ti: k3-am68-sk-base-board: Add bootph-all property to enable Ethernet boot arm64: dts: ti: Add support for AM62D2-EVM arm64: dts: ti: Add pinctrl entries for AM62D2 family of SoCs dt-bindings: arm: ti: Add AM62D2 SoC and Boards arm64: dts: ti: Add bootph property to nodes at source for am62a arm64: dts: ti: k3-am62p-verdin: Adjust temperature trip points arm64: dts: ti: k3-am62p-j722s: Enable freq throttling on thermal alert arm64: dts: ti: k3-j784s4-j742s2-main-common: Add PBIST_14 node dt-bindings: soc: ti: bist: Add BIST for K3 devices arm64: dts: ti: k3-am62-main: Remove eMMC High Speed DDR support arm64: dts: ti: k3-am62*: Move eMMC pinmux to top level board file arm64: dts: ti: k3-am62a7-sk: fix pinmux for main_uart1 arm64: dts: ti: Enable overlays for all DTB files ... Link: https://lore.kernel.org/r/a0401460-8c67-4c29-a6cf-fa4bdf33bc7d@ti.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
7824d9e7f9 |
Qualcomm Arm32 DeviceTree updates for v6.17
Add aliases for MMC controllers on MSM8974, enable USB charging on the Sony Xperia Rhine platform and add new DeviceTree for the Sony Xperia Z Ultra device. Tidy up interrupts specifiers on MSM8960, by using macro constants. -----BEGIN PGP SIGNATURE----- iQJJBAABCAAzFiEEBd4DzF816k8JZtUlCx85Pw2ZrcUFAmh1umoVHGFuZGVyc3Nv bkBrZXJuZWwub3JnAAoJEAsfOT8Nma3FFzAP/1Wk+B7CYhg17QefF23i5nMJrhdw PC8KOnMKaHOfEkbuD3hTdvDL2u0HZpQG8x6GSslC4Cq1FY3e3fH3hcnJjdGP1jBI /W3FNs55zUiKvQBqtmWkb+iYn6o/LGt5wE1g5zLBcAUS0S7WaBptfQSwjXm7rCdA KcuLqdjSm/iUqJUKCjPXu3iXq5yXK0mix2hSWLiZRvlklvpT2GxVIg9YyhUFuiBd JZKjNXu9rZMixjkpRmiFIYJWQeuZ/RgOs5pabbgEGExPlwog9GDlMFcABBDWUIuG bwMd6dRX7PpA0VeAnqAGMQEF4TEgTAeFiaQa3DoOz+TM01hyauLc2zf4uprnnKvw OhCXh2hXcAG0FkWu6oGGN0QRVAdPqWt0Rkl08E/cl6u+wMAQoyljc+6JoXvlz00l iKIHdAsTzHQrIia/qcJzUzS8WSMptWxHh80zMCJlwqAh9Zwb1SlwgBweEgUAu4HA 2ganAjHMJ4slSR1c3lXrwm9T/nceTtcTThC4zfdOtnuKN++EX9aq+qEGSIdNydFH 5uvrtutvFfu624AWOKR7qRrTx///wuZ+QO8aoqQIk2yUWC/CG//lHT2SeL1HPsR+ WaGrIr6lUlwWG9Mx+JnBFM2RzNO5uy5LmL9lgmEBV6LE67PWnKsWaoGfEAUYmnyO 1i+yH7/JTtUXP8E6 =sBCM -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6pMACgkQmmx57+YA GNlgYg//cxY2AUCmcmoleHRTRbj7wvqwoqbourbl6NgaddqTDCGltH9IGnxxrLDM jS9+gjR8iMW6xrONiMyBlNekwrFI16WKiC1iEWqw9InGbjM5Ad1VJXHEdv6aOmbh DcQ1xzDXAwmXwPbhxbVJHL2j8BGE6zdXhQ3aG6OHdIN6qBWvol/iHBxEgAfc6zva vq/D5jKZ377hZa35Se92dUqVV1jW5a873ppMau3VNuykrRsZ48ltRvV4xWKOVgMG LZyiQ5KUqfbKw0ZEeXbBvKRwuFVacAUnqNnSPkTqGBoQRHzVTVg/UJx/hOeCKuSk pzLWYLc2bJ12txQQQjDr5/ww7z8FnM16CeGp2U7R2xtiDqk44+qU+0FFIEIBrGGe Rl3gJje9pWzXe4z7HS5Qa3j0IaGePzE5pgtkbn/scka0Z2h50noKbq0uVirXLcYz QPY+QLQnx1mb9nFTDu6g2w6+VxCb3myn0zOOeDQ9x8GyoG2olzwxyn3z5CogUWLC p8QfU9x8e4yTHsvfpiSb1eHWtxN8pPCcC/I+NY6n4GF98JT2/lI6/fnSOHuVxw2q n5OV0x6lJSp5rnY18we8IvUg5JW9RXWAomkyrR3OuN4ady9Awv4mXGwCGnXOruJ2 rupqtHayQ/Sc8zhDhcN2FpLvhJkJ9vL3EUUnUTKZ8oWnWNwJoHk= =0u7U -----END PGP SIGNATURE----- Merge tag 'qcom-arm32-for-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into soc/dt Qualcomm Arm32 DeviceTree updates for v6.17 Add aliases for MMC controllers on MSM8974, enable USB charging on the Sony Xperia Rhine platform and add new DeviceTree for the Sony Xperia Z Ultra device. Tidy up interrupts specifiers on MSM8960, by using macro constants. * tag 'qcom-arm32-for-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux: ARM: dts: qcom: msm8974-sony-xperia-rhine: Add alias for mmc0 & mmc1 ARM: dts: qcom: msm8974-hammerhead: Add alias for mmc0 ARM: dts: qcom: msm8974-oneplus-bacon: Add alias for mmc0 ARM: dts: qcom: Add initial support for Sony Xperia Z Ultra (togari) dt-bindings: arm: qcom: Add Sony Xperia Z Ultra (togari) ARM: dts: qcom: msm8974-sony-xperia-rhine: Move camera buttons to amami & honami ARM: dts: qcom: msm8974-sony-xperia-rhine: Enable USB charging ARM: dts: qcom: msm8960: use macros for interrupts ARM: dts: qcom: Align wifi node name with bindings Link: https://lore.kernel.org/r/20250715021838.14751-1-andersson@kernel.org Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
4ec8959278 |
RISC-V SpacemiT DT changes for 6.17
- Add DMA translation buses - Add PWM support - Add Reset support - Add eMMC node -----BEGIN PGP SIGNATURE----- Version: GnuPG v2 iQKTBAABCgB9FiEEtbq4ycMbcRVnAiPcMarqR1lNu+0FAmh1pghfFIAAAAAALgAo aXNzdWVyLWZwckBub3RhdGlvbnMub3BlbnBncC5maWZ0aGhvcnNlbWFuLm5ldEI1 QkFCOEM5QzMxQjcxMTU2NzAyMjNEQzMxQUFFQTQ3NTk0REJCRUQACgkQMarqR1lN u+0FFBAAmUMacfnilDYb1Lhl/i6r6Zl9JPH/k9TdfqBKoCHQ1jHhSgWrxVXQmjQo iPVRBt0uuQ3L8UzNVz+xDQaPTBeQBlRaVvo66AMePGXBKAkXQs7n7RIJtaDK1s9F EzFGoMcOXJFqj119XUdoUn343g4kDp07sBYNiXN2TnZGqtkEIgLLkWKTviegBeOa Arq8H3/4KBVhBCIoSiGlMJYE11t6Zra+RE2HKgclPVKZG1WeUaEgwcRGs5cTpR7Y yRoCJK8rT8rIPxP/abe971QpA3NeFuBBzamWXybMvQYo7/krgBE0efvrAshG3NBx Xgos5UMRAyi4emoKWrrvWXYnyPVe/7NKaK4bkp1wwyLmdvnUcOqHXvnbpe2UHqDM 3Z9p1j0Mye43OHzmBPpk/dbn5tXVr0wTyIR4+Pu29w8u3ratPtgaUe3WLSDMWt6o VG/0OrE3JKDvE1XxbM0H9GMo8QPN4UL3qVwnGcytEMTZUE6+Dp4nGVWBeVw2RGJA QsGYUgGUjdM9BSGHTz2VqIhP3Z9a5SFCim54wVnVS/+80A3BQjlfR+vvM09QT63P bo2oLKl6wh7qiWmIfrchSe60urCgWUOvqI0PdUV2Y4gadntu4vURtGSgjTB+LoCf W5ms8nEKoZLfBz1LMOWSDY+b3VpZL1prZBM+6+awOQv7KvwOkok= =FW40 -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6kgACgkQmmx57+YA GNnrvw/+KQysYgBQHe4PZoXMpOFJkeBuP2lbl5By+TUhCvVKTgx0fJU7k37utwbm IQ+zA/I4Mun3sf4zBNM/XwSk9+vVbsF+IA6jyIJwr45j1bh2UDn6HDZ0uIRcXEQY SUUY23Rb/4058f35C3c3qpvcxinNeg4kXp3kJjWl1TRyQlAQGoBl14Ogka2q/Adi EqGV8L24IoGhu048MBFYOSdqYvRUxE0yQ2rumcGrONpsRd/p6wGlmvWBmIcXloeY 3GlmOUiCD6aV5+eYv09mbxsdA0bELGOUWV2Pyej0qO6h4llerVi5YJpwfHMyX5Uj LWV3hdPz4TV3X9FMGqvhrpyNw+G9ZwNr4TmovFmy8eMJCzLN373hXmIxUco382Vh Yq7oZr0e6wgxT09cK+PZQATkpPcLbGu5K1pULytfunP1BT9+/ov7ekQirKBKY046 a4/+xLshoXHt8614rlaTAaR8UMJhmVO5D/3illXPDNwDAEwhwIKhViNnqoIlq0jp cL8zIShVWsJgXAIdxwCa7oo0itFyJROyApkuncGb4i0A5dKK0aritA7TjbYCAhfl RB6RQDQzybeD5iTJpbCTZkpABqY345RyoHT7wxniHd/BdyA68nITNbZpHWKVDEH1 aR/lWe16c61gKxFM7/6Nl2zxB4icB4o+ZtZuNjJ9lg0g7W2k7LA= =riNb -----END PGP SIGNATURE----- Merge tag 'spacemit-dt-for-6.17-1' of https://github.com/spacemit-com/linux into soc/dt RISC-V SpacemiT DT changes for 6.17 - Add DMA translation buses - Add PWM support - Add Reset support - Add eMMC node * tag 'spacemit-dt-for-6.17-1' of https://github.com/spacemit-com/linux: riscv: dts: spacemit: Move eMMC under storage-bus for K1 riscv: dts: spacemit: Move UARTs under dma-bus for K1 riscv: dts: spacemit: Add DMA translation buses for K1 riscv: dts: spacemit: add pwm14_1 pinctrl setting riscv: dts: spacemit: add PWM support for K1 SoC riscv: dts: spacemit: add reset support for the K1 SoC dt-bindings: soc: spacemit: define spacemit,k1-ccu resets riscv: dts: spacemit: enable eMMC for K1 SoC Link: https://lore.kernel.org/r/20250715014214-GYA540030@gentoo Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
99cb440b6e |
i.MX dt-bindings changes for 6.17:
- New board compatibles for i.MX28 Amarula, Engicam MicroGEA, GOcontroll and phyCORE-i.MX 95 Plus FPSC SoM - A couple of i.MX AIPSTZ bridge related bindings updates from Laurentiu Mihalcea -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEFmJXigPl4LoGSz08UFdYWoewfM4FAmhzPPgACgkQUFdYWoew fM6RPgf/ehUxVGAm64phZ4ozBFheZ4aJ5Zp+L5rmyRj8Yo4aR+8v0MjEYr2M2aj8 B1GRN4dUFcB/SX5CCWXhhpOU39Yti+diuh3KV/p6jQTQFIzgIz44PylUcAcKJEGX RWKlrVnwuVOePaC/mJZ6f/nOIyfURe1Odg9pOj//s4kcXFHZ/3pb5GjD0j8b/PDq etDx3Lm3ExDse9wkqdXwg6GaNUIN263SmbU0nZ9yNVliUOv54ydObJ9d7r1bRIu5 5rJPLQE2dHG7T5ca4Moch8utALMARhSF2udMobqfH65Y4m/a10wCT+qHowE8u8As PPXj84ZQ3w7CsE1GZ2nxvjVzPkOWZQ== =1Bir -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6ewACgkQmmx57+YA GNlUjg/8CSqlfEdd8JFPoH3rvNippBJ9UM634ASO2DAxgQbPLYmhvCeqZEhHle3y fc9z0OpnB+ZZxm0++8C4V5VSDyx5V873t7KQFZ18TEfVnACr65oOihtnO7ggsK0b rOOg9e8IG0oj+N+2jMOzc2NIFOMmY65MbXzE03Ld5hPtnADIp5FQ2HkGbCLV1EdY FpHa9RRZ1hZA7XWk8WJzTnEAoZzHX/GeBxsPCDDilNJy2ejuTJboVHxGdcZmn1dR fsxF8FjAImrxg+h2HGCN9WzqrVxp3mZQiMA2AurVWJEkGOL7v8hbs8DbY/1t8gPr uU9BfUzwk5Aca3KEusTvk4c40YCxToXEbzbZ50HwsFBzgHUrdu4euivdwzduzeag PKtXSmgryXBbdTEo99cWejMSpnIveY21j5SSqGEvMR1iRJbzcgC0+J/4dPy0OFAs oeyftWr8Nxndme+pkTpnlEMeJk07CN1o9zSwTLMVWwC2gn8OYqgbn3JaJuNYUBgV TiwGi7hKO8M7I53O8XEOiiSIZtSAfcNhuZqYu5h1YtFAZt6cTFMqE9q5sZqm8CnY DFjm0wPN4Fd++tZF8WU+JsYf8AGSJrNUt83Zo4oIv0vOSK8Hmb1BlXpCC29PO4KW YmjXFMynqsEX+9zcWQcv6KIErBywGU+JtV4uhcDTi36ZnP+URJc= =tJY/ -----END PGP SIGNATURE----- Merge tag 'imx-bindings-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into soc/dt i.MX dt-bindings changes for 6.17: - New board compatibles for i.MX28 Amarula, Engicam MicroGEA, GOcontroll and phyCORE-i.MX 95 Plus FPSC SoM - A couple of i.MX AIPSTZ bridge related bindings updates from Laurentiu Mihalcea * tag 'imx-bindings-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux: dt-bindings: add imx95-libra-rdk-fpsc dt-bindings: arm: fsl: support Engicam MicroGEA GTW board dt-bindings: arm: fsl: support Engicam MicroGEA RMM board dt-bindings: arm: fsl: support Engicam MicroGEA BMM board dt-bindings: dsp: fsl,dsp: document 'access-controllers' property dt-bindings: bus: document the IMX AIPSTZ bridge dt-bindings: arm: fsl: add i.MX28 Amarula rmm board dt-bindings: arm: fsl: Add GOcontroll Moduline Display Link: https://lore.kernel.org/r/20250713055441.221235-2-shawnguo2@yeah.net Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
1d9026c38e |
i.MX ARM device tree changes for 6.17:
- New device trees for Engicam MicroGEA-MX6UL and i.MX28 Amarula board - A couple of changes from Bence Csókás to replace license text comment with SPDX identifier for Karo and Gateworks boards - A couple of imx7s-warp updates from Fabio Estevam to improve Bluetooth and Wifi description - A set of dt-schema fixes for VF610 based boards from Frank Li - A couple of imx6ul-kontron-sl-common changes to add SPI NOR partitions and correct QSPI NAND node name - A few other random improvements -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEFmJXigPl4LoGSz08UFdYWoewfM4FAmhzQBYACgkQUFdYWoew fM5gjQf/Wrr8xeOGOAaXLLuLFXXLm2uta7pJJSib9IN1JnpIUOW9ryNb/sLo2TnB U3keLd5+5bD/2pF1FltJhcGsEsiaQd4vcD1tDDXWzUBeeCrL56TgcBbu/zhu+f+B N01L0oSjxPVWSLc1kaQUtbunat65tmW0k5VngHRcEOeO/52zNOpWNN8gx4gjhLIS zg9yKnLX38jpX4EuazqfYpTxDsKR41iouDmecKQHybZFgbo8/WA/7oC16XEHUfSf EZcz/fqPl5eYrAmKV/KVOdDjRACVVIVI/qScJaotcMnLvIYiPJxupqe8awRC7s1n PSVAX/bVVFpCz5bD0Y5tnwIK1d68EQ== =Wllo -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIyBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6aAACgkQmmx57+YA GNkvbA/2PZ3yiKAyAJpUXa1pPrUjnVRaQta57A6//R85C1iFSXudqCjySJ1aI+8e 2PCKJE+84HjeJ6MZKxeupyqr3F2P5WvtuDF1KwueJDTfqp+PU8HLIGsYpdEsTj7w cWrlqb+K+X01d/JK9HfDQQVWABvjh2T6gcVZBnR8O8ACUq6xy/VEnqWqoCBX9Xqs g0SlAN8CzQ6UZHZiZ1dzFyZU/ycXdRgXU3S8NgMzr0hA3f/s2e07Ah09lQXXfhzp A7bso2Ga8tQKkHxzuqsRSs3xjUeR43TwJEeEGYGprJAfyp48k0Vf0b2MNJzcr/MM XZ4vqfLZ4/33I0XHywk0L3m1v4k2iMoAdFFVJ8KWKO71XIT06tgutgtjeaUQYX9Y 7k5+umbYppxvGtabvXohui/WF0W6mQOdqdJPqUVzLg8zN0xlNE3EraPFB+sVXgai L4yKgiPr3B7lAhi/q05OreqLIgS2tiy479sXjRPGVGnduhTwnEcW4e/kY43Hvo5P +Y8Ejl6fwvXeOTzt/unveQxEZ0rJA7PzIB9c6E5TfslVzPRFys3pXuMY9xxxfTHn 1rpX//J0Ka10V1JaGaFasciovQXkxJ6CFI4asRpGKuM13ts0kx905YCqoaXFwULd VHrdzKG33Ch6dCCI0bFtJz+t1sLiFahfaRRMjfs+o0IK9d53pw== =cJT8 -----END PGP SIGNATURE----- Merge tag 'imx-dt-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into soc/dt i.MX ARM device tree changes for 6.17: - New device trees for Engicam MicroGEA-MX6UL and i.MX28 Amarula board - A couple of changes from Bence Csókás to replace license text comment with SPDX identifier for Karo and Gateworks boards - A couple of imx7s-warp updates from Fabio Estevam to improve Bluetooth and Wifi description - A set of dt-schema fixes for VF610 based boards from Frank Li - A couple of imx6ul-kontron-sl-common changes to add SPI NOR partitions and correct QSPI NAND node name - A few other random improvements * tag 'imx-dt-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux: (21 commits) ARM: dts: imx6-gw: Replace license text comment with SPDX identifier ARM: dts: imx6ul-kontron-sl-common: Fix QSPI NAND node name ARM: dts: imx6ul-kontron-sl-common: Add SPI NOR partitions ARM: dts: imx6ul-kontron-bl-common: Fix RTS polarity for RS485 interface ARM: dts: imx6-karo: Replace license text comment with SPDX identifier ARM: dts: imx6ul: support Engicam MicroGEA GTW board ARM: dts: imx6ul: support Engicam MicroGEA RMM board ARM: dts: imx6ul: support Engicam MicroGEA BMM board ARM: dts: imx6ul: support Engicam MicroGEA-MX6UL SoM ARM: dts: mxs: support i.MX28 Amarula rmm board ARM: dts: imx28: add pwm7 muxing options ARM: dts: vf: vf610-zii-cfu1: rename node name *-gpio to *-gpios ARM: dts: vf: vf-colibri-eval-v3: add power-supply for edt,et057090dhu ARM: dts: vf: rename io-expander@20 to pinctrl@20 ARM: dts: vf: remove redundant layer under iomux ARM: dts: vf: remove redundant pinctrl-names ARM: dts: vf: remove reg property for arm pmu ARM: dts: vfxxx: Correctly use two tuples for timer address ARM: dts: add ngpios for vf610 compatible gpio controllers ARM: dts: imx7s-warp: Improve the Wifi description ... Link: https://lore.kernel.org/r/20250713055441.221235-3-shawnguo2@yeah.net Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
ced92af976 |
i.MX arm64 device tree changes for 6.17:
- New board support: GOcontroll Moduline based devices, phyCORE-i.MX 95 Plus FPSC SoM and base boards, i.MX93 phycore overlays - A few i.MX8M changes from Adam Ford to add DMA configuration for UART2, set up VPU clocks for nominal and overdrive mode, improve HS400 USDHC clock speed - Several sets of changes from Alexander Stein to add EASRC support for tqma8mnql and tqma8mpql board, add missing DMA entries for I2C & LPUART on ls1043a and ls1046a, enable SFP interface for tqmls1043a and tqmls1046a, etc. - A series from Clark Wang to improve Ethernet support for i.MX93, removing eee-broken-1000t for eqos node, reducing the driving strength of net RXC/TXC, etc. - A few i.MX95 and i.MX8Q changes from Frank Li to add missing devices for EVK board and enable camera support - A couple of changes from Laurentiu Mihalcea to support WM8962 audio codec for imx8qxp-mek and imx8qm-mek board - A number of changes from Shengjiu Wang to improve various audio support for imx943-evk and imx8mp-evk - A series from Tim Harvey to increase HS400 USDHC clock speed for Gateworks i.MX8M Venice devices - Many other random improvements and cleanups on various boards -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEFmJXigPl4LoGSz08UFdYWoewfM4FAmhzR7QACgkQUFdYWoew fM4M3ggAhOSDfl1UYWlFfG1HR/jvAUDe+5iiK1aCvxvgaYjwgc1qOtiCi5Nh8QBR Pep5mWlJ/0UZvGXOXUG1aGKCWuatrpydjt+OYK9QpG28q23W2WfDkrlTA3cjQIFV rwh/LX/+c9kYzicGtrLAU6HaN86opiA1jOt9x6Vc9hW1+TDxWTspQmySuuFjSZcC 9u4xhK1AMTkxo2b2ayUBO8M/01gl4+iYtEgo4TYVWPugZJFVMBS0q7VRp0r23AX7 bxESPAbTpC83JPUlgSXAcBiDp5RZL90kiJuhQcLuSfFQLtJ6SHu0JsBO5VnY6Yeq fVwomVGuZyvn3nB56WdpWNE8R90XZA== =ii0i -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6S0ACgkQmmx57+YA GNm+BBAAgVTdRCn3pbBpzRA1voVctz10VT4bvouqx+Kjo7lciqgs0VUVSxOau5Bu BGV73XfYQ8QBPspV4H4q5mD61vaII8/bAXiuGxw6hX1gq7wbf3x0DeZLfsmEfVfP r2yFYC+ATGu4GurpoByB34nZVy8CNbyLFCXdRBrdiEljHF41ALJtf1jbq+mq4f56 b0C+0S8a9QTMiTCnHZbIVK+TL7GBwAATGX1/OrfElAWVdTybbiUWwAEeuukvrDLc t8IKTOxUX8Cx/LvYJ53+rYdpDiAa/aiXc3aLWWyvYQVDQuzoYOxsIVy6jzEmvT5Q PhJL99GfAZpIv6joTO4CBndbibgX9NImq6tN8pEdSaHN4MNBkAhKi/H4W+RrZs73 LwIAW6bct5eVAA67VtNvGCsyMjcx6+aNrgZsBjLMrH5x6di2YUzUS3gAOl2tGXfa ulCBHMWwauPT2p0VaWFnJog5PFINwsV3jgCHCaT9mYNqbKL5ivMewRjjCZAnUV4k 3mQNngsxGud7iuQwZGU0nQRjUFkGh0ovkyxCPpPTrA4mZAq8fJ9mYwLqAooI2U9/ beMcoEKIgWoMefuZQj3VclN9nUnTxLsB+n307y21D0WZo0kNd1KCC4J9oUvm2u2O hYPcCdLQNNbFtdKIM0dvHa+lmHVGIkr4v1kdGDpPeYNGu3pnOZg= =MCDF -----END PGP SIGNATURE----- Merge tag 'imx-dt64-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into soc/dt i.MX arm64 device tree changes for 6.17: - New board support: GOcontroll Moduline based devices, phyCORE-i.MX 95 Plus FPSC SoM and base boards, i.MX93 phycore overlays - A few i.MX8M changes from Adam Ford to add DMA configuration for UART2, set up VPU clocks for nominal and overdrive mode, improve HS400 USDHC clock speed - Several sets of changes from Alexander Stein to add EASRC support for tqma8mnql and tqma8mpql board, add missing DMA entries for I2C & LPUART on ls1043a and ls1046a, enable SFP interface for tqmls1043a and tqmls1046a, etc. - A series from Clark Wang to improve Ethernet support for i.MX93, removing eee-broken-1000t for eqos node, reducing the driving strength of net RXC/TXC, etc. - A few i.MX95 and i.MX8Q changes from Frank Li to add missing devices for EVK board and enable camera support - A couple of changes from Laurentiu Mihalcea to support WM8962 audio codec for imx8qxp-mek and imx8qm-mek board - A number of changes from Shengjiu Wang to improve various audio support for imx943-evk and imx8mp-evk - A series from Tim Harvey to increase HS400 USDHC clock speed for Gateworks i.MX8M Venice devices - Many other random improvements and cleanups on various boards * tag 'imx-dt64-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux: (85 commits) arm64: dts: imx8q: add camera ov5640 support for imx8qm-mek and imx8qxp-mek arm64: dts: freescale: imx8mp-toradex-smarc: remove gpio hog arm64: dts: freescale: imx8mp-toradex-smarc: fix lvds dsi mux gpio arm64: dts: imx8mm-venice-gw7904: Increase HS400 USDHC clock speed arm64: dts: imx8mm-venice-gw7903: Increase HS400 USDHC clock speed arm64: dts: imx8mn-venice-gw7902: Increase HS400 USDHC clock speed arm64: dts: imx8mm-venice-gw7902: Increase HS400 USDHC clock speed arm64: dts: imx8mm-venice-gw7901: Increase HS400 USDHC clock speed arm64: dts: imx8mp-venice-gw702x: Increase HS400 USDHC clock speed arm64: dts: imx8mm-venice-gw700x: Increase HS400 USDHC clock speed arm64: dts: lx2160a-qds: add the two on-board RGMII PHYs arm64: dts: add imx95-libra-rdk-fpsc board arm64: dts: imx8q: add linux,cma node for imx8qm-mek and imx8qxp-mek arm64: dts: imx8: add capture controller for i.MX8's img subsystem arm64: dts: imx95: add jpeg encode and decode nodes arm64: dts: imx93-phyboard-nash: Add PEB-WLBT-07 overlay arm64: dts: imx93-phyboard-segin: Add PEB-WLBT-05 overlay arm64: dts: imx93-phyboard-segin: Add PEB-EVAL-01 overlay arm64: dts: imx93-phycore-som: Add RPMsg overlay arm64: dts: freescale: tqmls10xx: Add vdd-supply for spi-nor flash ... Link: https://lore.kernel.org/r/20250713055441.221235-4-shawnguo2@yeah.net Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
0acf88fe85 |
SoCFPGA DTS updates for v6.17
- Fix dt_binding_check warnings - agilex - f2s-free-clk - stratix10 - rstmgr - swvp - remove phy-addr, cpu1-start-addr and altr,modrst-offset -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAmhyVH8ACgkQGZQEC4Gj KPRLoA/9GB9b1Q/ISIqPFL12Bi83IRD8PQ/9vn+4iZWO9JCxT72R1OCDevD8v7hI 7Yxc9auNyMjB453UhhnOoC9bB//FDQZl0k8GVPzPtzuakDIwHY1106LtoL1itMUD l1Gf/Fp5rO6yEALPjreFJe7jEp1oRiKfa+kDFjUZk3UtITJodmHumjo+5wcBostL bDZEuJ7UqFphdaIJCiO4WSp2f4FD7sG5hzLm+4H0BQCDqW1NinbKjLSEQJ/gdLKy MSWuH9xBoOHTMtPYsS2aoBe74bc2beFAwJtMGvLtaXUTqgLr3vYpmNtwkqHUAQaE yrnyn3kGmviU7Mgc5FQgvuC6/IWPrnEE/EuxUPJOfkfA7yKxgAMPjUrEXOgpG6Ia RKobt3APGc8pojAbQhMUs+TRJkRL+ZjVQvDCr/zgTJo/2V+ke4MHbBATvoBBnpK4 V+doPL/QlBHnoyWDd4WkeApmBLlor4t8SxQmGdMMlsyBHxmpfXlSPYupQ000BP3R 5EyCp87XUtPwetgSxdO6xZcs0bRQ+8RClj+mnUFsz3L5I8ED01m9nTwELkODYxQ/ 9RqbC3lzvslzoPgxRg05HeDEc+wFGbzUNgQloGX36FY02gVHJI12Wd/krQKg5VpN KZtzR4kY7tY+Dk+FRez1CdI6QyhJMtlG1I4V/HBDwuFEc0dK4Jw= =+O/I -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6PcACgkQmmx57+YA GNmNqhAAtj0HWGsA/y+wKJ5x5dDQCIaiZJDv5SiKQSAxsuaF/8tWwIrutNp6Kg7W ya11of5m0dmfQebJQsXL9cZO8jmZwwMdjDAaCr0n7mXNdhGEyi/9RixXRm4JJSXa zCdDd6j+ig+OatVN/vYEPPFY7EE7HW9wuuNbBCSfs9QRaCDxtyDWYEDisNtGmnNH eDqBe2m/nsQPBmpEA9f1k91oZ0mG+aGqCyAJ5UB0/5dXYqh1I3yUVQYkRWDiVLX+ 9iBUOwsEELu9PzzYKXqmhx7H08oYINJtA9+s5gpWShOBjNUBky9jSTZpmmZikJ3C EEQGi5mExadFzZBLuMVJ5dV+MIwLCyaiKLQaoHB3t63XnCYC7qudBStuDQcqFGvO 97faSoCaZNlcSye7FQYzY7RLeM6/W5HzCYkx/QEe6pvSsOxFxcB2z43iA2AnZF+s dtHKE+Q9aI/toRaF2QMnW2KyeafCQHT3aQDnOu/2b0ycQ67mF4IWuJQxzMYjZRtn RMDfQe1pbTwRd9tO6mev5PSIMfzqPz/QyqYIvx5Ssw5evifT6DXWDdZTrh3n/QM3 SsfcSt4bwf59YgV8n54xR9+Y9Yo8aNHg3/fwdK1esXhWwJ5leRhQsjuCqdV5qD0j Z4HCpaPbGmc2G4TDt11SxEdB2YxpbmEQPwosGjOqmgKyDwkq62A= =T9nQ -----END PGP SIGNATURE----- Merge tag 'socfpga_dts_updates_for_v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into soc/dt SoCFPGA DTS updates for v6.17 - Fix dt_binding_check warnings - agilex - f2s-free-clk - stratix10 - rstmgr - swvp - remove phy-addr, cpu1-start-addr and altr,modrst-offset * tag 'socfpga_dts_updates_for_v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux: arm64: dts: altera: socfpga_stratix10: update internal oscillators arm64: dts: socfpga: swvp: remove phy-addr in the GMAC node arm64: dts: socfpga: swvp: remove cpu1-start-addr arm64: dts: socfpga: swvp: remove altr,modrst-offset arm64: dts: socfpga: stratix10: fix dtbs_check for rstmgr arm64: dts: socfpga: agilex: fix dtbs_check warning for f2s-free-clk Link: https://lore.kernel.org/r/20250712123248.16981-1-dinguyen@kernel.org Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
3116e1d5c1 |
arm64: tegra: Changes for v6.17-rc1
Add support for the Tegra264 SoC and the corresponding engineering reference hardware (P3971-0089+P3834-0008). -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmhximEACgkQ3SOs138+ s6HNNA//cgGimXC4W91+4xON26W+rG1mTO5ylcG1VNkr52+aLaKfEOwnlBn7+gAy YruyHSnA/DdAnQJtf48yjnmShL5zXaJ81/GCDQTMflXb6YXLkNIMNe29B5A5+kne oOJwzhaji355Q8Xb79yPx2u8KCIum+f6kxcq4sDdz1GxD0Ef2b9YgCq3R/I8rn1F uMuBK9g2Vt8D8iRJIVCZi0SpxaUslfc3WLhK6/Cn+14XjegGxmD54BooIOyuIK5N Dj5mTD81HO9rDeKSvmgiHS+WkWcpQEd/0acxx7DvnPqw4oFFnhjHnEAptNQf7j9x iAbs6yhFUcGzBu+es9ngxYuChS/89hjV9OtDEIDHpANcuw9CanKXlLZ2ez87V6zb 4KA1WMk9Ml0yh5toVcojBXpa9+iQau9kEkeRTnsvyzmh2tIe4rY/fSJvJMdIgEmp Z1T6mg9ryxnYh65eN7iLLReEPKlzGFXixwMhWlA6EDJxMbb08PtaqQg7/kFllUyQ 2TiTtoo/GYa55HZ2EDZqoEkvACOtN7PMyoBkVmdAFZ+HTujmO67c9m9QEUKa8k0w FLNxVOIyzZgD0uwSzE63I/ZhDhs644FrShv3ea7pvT1RQ9//7SuL7nPtTmigw/k3 WvdQcq5GdMmmJ2Ac3k31ZCx8fAs8lpE2OFq9+cThDuvWUe+HB4s= =wAQW -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6MQACgkQmmx57+YA GNmCdQ/7B5VZSgMjlnF7TrEnxCibc4x0sOLKloVjPzBS6EeLXT7UOKYNii5dDVCK PYQuFxwYEHTUYbi1XUCoCNEHbaqznU3qPwKMvymZepS5hxs2H5TGsHba3Sacisnk jXzK/hXkq1wGkntkbohEJRmx/EJugG9gU/4SLvZhHypw8jIbu3vjB7AbR2pN9ehh BMhyKejwCczHBlDDx6IjSEtZiWVLhWPpp3WA3tCLD1cK/VANniUxlq+t1Yb04iGi ArZm6dEKmzfqNCNzalB78WIgbDwx/pa4QRF8mfjDByhaGE2/xbfX8b2/zCzKuScZ Hg/GD2I0+O8Ei7YJ1IR4yI6BrGj1b65JWys3gn+siYz0Qkf1PAqHUiSXPUQbaD2j kkkTgg9CqGumftfWGyUqB7JNg6jlT75ZtlkWQLh5MGqT/B2nTDvnS7YNvTZQEkpQ y1uIOT2R/shcfsTRzGLD9wAsaGi/+b+Fq0cfCELRL+I+RFyrTZy2HNg+AWqnLxZA Bqbk+drupulhjYlxF2yQ3rQXf5tkLG28pKS+LA1pmKQmc/5BtoPPKK13mM2WqkB5 n1sw+cP++CfF7Vo0vb4YnsquQvs4kypkprvrv4ilO2lVDVW3eSsFOq/qVS37DJLj RfuLzNs0RKQONtQs2eaGBs7TwqGtwJsu9DTvn7HM4tQws1wAOsI= =aBTF -----END PGP SIGNATURE----- Merge tag 'tegra-for-6.17-arm64-dt' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt arm64: tegra: Changes for v6.17-rc1 Add support for the Tegra264 SoC and the corresponding engineering reference hardware (P3971-0089+P3834-0008). * tag 'tegra-for-6.17-arm64-dt' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: arm64: tegra: Add p3971-0089+p3834-0008 support arm64: tegra: Add memory controller on Tegra264 arm64: tegra: Add Tegra264 support Link: https://lore.kernel.org/r/20250711220943.2389322-7-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
d8ce23423b |
ARM: tegra: Device tree changes for v6.17-rc1
Add support for two Tegra30 ASUS devices and enable the embedded controller on Pegatron Chagall. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmhxiiYACgkQ3SOs138+ s6HDvg//bI+7YKMcboez2DbFYeFbnyBEaaqbw8Y5HlawZ0kEhVqK/QfAw3EyWQ5z r4UThGnQTofuJe1xsT5TwsZLS6txsigmMAxwV2iNqmKTXU7JkfWiU92Nr2DLOWfJ OiIzLD93mZRyLoFOEcBZPy9pAxgEjWMY7BBItxdM8KskGanGf4D3FUOwV9NM5cSg m7siDRumSJur+8UM0/71IifIP+NxQFfb5+56Y35ehuAGZCFHEblnQdwrq7VzHfMf 2LzGS+Q5HC2MvAVoeaEmEu9tc3r2RDq75VbffGSaaNJllC7lgmYyRVTI96rYnZzG oqzK77pF0sR5DnPgJjqhqUtZB0oNbfyezfXCHG3MLwV/YdmHZbycmSuR8EutvUYy kJUkIG3xfPmPNSpkb6YhTwpJjBh23CV/LTq1GHm9jx3RN1urnA/7vmVe/8l5wsoV RaQPM4Mdn/jjmmVjsPLR0IBll003kN3WCTv8+WlBov+w3EXlyZ7R3gUHu7AKKXva 97/y8F3Ppv7QBnxB6Ymlr0lhpYlWUW0oBrWby/4zcOvH9g1JFbYr1w7ShB8z/Xp1 BN4yeZeygahKQcWFX1zRSSukC8rsvm0ttOrzXwVemMXKZKaCycLAUUKu9sE1yHqF M1INFD6qua4ctrjjfGQtKQTewq+Ubjav/lx6Fia4x4LW7nN10lU= =ejuk -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6IQACgkQmmx57+YA GNkMhhAAr7T6TNw/WEta/yApwKor3iYZz3/UgHIAEx/pD2x20jzSPuJSVE6lvtgZ FBLLj1jHrVVACA8v2uG+fW3KItu5I1S0eZ5TZvQLXIRvK56uFUEMvyBMAqV9URat facQ+5N+pYYCC/ZaMEPHQTk4tSLY1VYWKBN8UU0S1feWETVvxRWU5Kfk1jmzAUhX JYMmSrWm8Pah6njK0W6TzV9odeA7uBeDbxkb5f+0fBr4Iq4NA6hCyv8E/zZgex/7 rSWy6rZSDevZyiVoFwhnegOwIMeqFUgsMUVwQCqrYLtVIXAYgsTR1RSSEll4PZE1 DL9u8MRnNoYTKpso71E43ibtxNH3uUP2A2BBHIiTE1zqay4ye3V85+gL43P/jwIX e+Izc0lmFlkhrZiPdn1waSgn+sJmHnHaTvEhXnlnNZlmsdCfUaC+Rb7YsrhyKiTw 6/7+Ul5ETwxg3sYFQ8QhpHVS0sFn4/utIFBagbae5GA3uv5QiryEQ9SaUBg8cgMX 5NM0CiNpRX/xX+dpI3gAFyUKBx19XzjwMHXHCl2GkjAXAhT6Ly5MTUTkrjgkzkDi Vt0N+GqLs0hH0I6vPIZ5FJXPqtS+Uyl26aERHATWvvVV9b9bRe35yW/Tku+eDCaE IBXK8eorpUfD+YMpAg6xw6UbMWOqOkrOA56Tqo4gPA3dK1JS5K4= =Ssyg -----END PGP SIGNATURE----- Merge tag 'tegra-for-6.17-arm-dt' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt ARM: tegra: Device tree changes for v6.17-rc1 Add support for two Tegra30 ASUS devices and enable the embedded controller on Pegatron Chagall. * tag 'tegra-for-6.17-arm-dt' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: ARM: tegra: chagall: Add embedded controller node ARM: tegra: Add device-tree for Asus Portable AiO P1801-T ARM: tegra: Add device-tree for ASUS VivoTab RT TF600T Link: https://lore.kernel.org/r/20250711220943.2389322-6-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
8fa90d098a |
dt-bindings: Updates for v6.17-rc1
Add Tegra264 compatible strings for some core components and extend bindings where necessary to accomodate the new hardware generation. Also document some new platforms, for both old and new chips. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmhxiUkACgkQ3SOs138+ s6Fdzw/+MlNjFyhAOHPchWFXdvPIj7oigDhWcXs911Be73Ixb8jZC6Tpdv98nY+Q Ir9WQVoG/4zhU3HXetksg3pxj1Lis4BddFaJJwOtJ2VMww2OKya8Pzf5AQgFkCzW kHJ9/7ac0cTH48V4hCxeEJb4WVdlh7xFjQfhF0j8T+cudNCki3kzx7cuOxa7BQhJ N/hQQW335yr2vZ55fG87vjhe6LTzrSPZb5HDXGYIQ3YiPuWw58ppLbxwD1a5E2DI ayfUeh78Dnq6vCpqB6DcQ+1hIPLxPE6aTswh6GlX/xRIvzmE1e5FfqWRoPnn2QI+ GALgcG3ilm78SoF3vpywzolzx8yYY94jYseHOu1P9Ht83czw8IiBig8PkwR9GEhO M66rXe+hMxOkiuiLIR6OfIj5bycReymcFewXyLpGqiGNcwwO/1emfz1au/WFceMJ KIOwigcthWcGIWpgPQ4gJp/CxZVBok0X9D4MX7tUniM620CY2v2mBjjytB4Qrk/K EtTS/+9FP2YB4yvus9nGIXEZVtEvAY2iP2dOyM2ONTG1UsgsvIUT0jD3bhVVWMLw ElODUBqtw68CcVBxEwCGtipafsCXKS5/ePEqk5lzdJdy8Mfoab0HAxEremN2uFEq mhyhP3o/3p3HdDRgo6pOGxrnbp24U3g4qGSHJ9f9sHA/an1gRVA= =YhEw -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/6DwACgkQmmx57+YA GNmSFBAAplPKiZrrWNxG4uJVly5WET9UCzqUJx2KqnwYmx4id7pIyK38fot9wWam aznSDs2Wbh3Vse0OdPYMMP2C/1xMT8BJ0NCS1Z0qDtkh9sR0EeyHl8R2RQjLr4O0 /zC8gf01Vq/4IxgIkv8uaf3mXOjuOsnNyOrZnYrSnz2wzWDj43q7nuVT22P8vbLe CRB2f+UnTesSWwx3b1TDzsPjZigQlb++VaXlE7nCFApa9wuxdOily0ko4cD11mAs jeywRW7NcVV8IgpCg96OroNJeqrIFmQautgLbDbeXYg3d6G1JpmxuWjU32Kg3opc iYChMU2njbbCIlM8OJAYtcAHG7Mvnm71YwUXiYwweCFBElQqZinZxmENnjINSHbj Rbk7fA+FLO/DkW81EjrisF1RQF8tTwVVAAp8gTneDQzcwA9GnYahwCU8rqXgDnqs 3jRKYbQx2eG+BRcdLnMinF8XvEtXmKqQSEPYrbRa+H5DrEKQHYbx3uJgc3rthTU5 9LJ0bT1oUo7AFWsKalLV7cJCU4VUMAEYNvj2ppBO9h0YsNaG8Ry9ToLGFvUqd5MK IIRkNDqW1Wh2H6XxKuEigRjgy62NWMtDcy3fYEHctd4LuVvhp9aifrOu4jmPvLE2 dP8/MBFkAv/CiXBPisZDfcgkwSM9zvSVf5fW+nJacyEzrIFnL18= =0n3r -----END PGP SIGNATURE----- Merge tag 'tegra-for-6.17-dt-bindings' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt dt-bindings: Updates for v6.17-rc1 Add Tegra264 compatible strings for some core components and extend bindings where necessary to accomodate the new hardware generation. Also document some new platforms, for both old and new chips. * tag 'tegra-for-6.17-dt-bindings' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: dt-bindings: arm: tegra: Add Asus Portable AiO P1801-T dt-bindings: arm: tegra: Add Asus VivoTab RT TF600T dt-bindings: Add Tegra264 clock and reset definitions dt-bindings: tegra: Document P3971-0089+P3834-0008 Platform dt-bindings: rtc: tegra: Document Tegra264 RTC dt-bindings: dma: Add Tegra264 compatible string dt-bindings: misc: Document Tegra264 APBMISC compatible dt-bindings: firmware: Document Tegra264 BPMP dt-bindings: mailbox: tegra-hsp: Properly sort compatible string list dt-bindings: mailbox: tegra-hsp: Bump number of shared interrupts dt-bindings: tegra: pmc: Add Tegra264 compatible dt-bindings: memory: tegra: Add Tegra264 support Link: https://lore.kernel.org/r/20250711220943.2389322-3-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
d2755d3cf8 |
mvebu arm for 6.17 (part 1)
Use string choices helper in GPIO support code for legacy Orion based platforms. -----BEGIN PGP SIGNATURE----- iF0EABECAB0WIQQYqXDMF3cvSLY+g9cLBhiOFHI71QUCaHdrnwAKCRALBhiOFHI7 1ZeEAJ9apyqs35LXFL2wf7WKHVgwjB6qAwCePl/vknj00wKs+FOQ5t7h9T3y3JI= =gYAL -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/5+wACgkQmmx57+YA GNmNQg/7BHWCC/tJ8YbNyet543uyE2qYAjaK/5ZL7m9JQTykPXxBNciGfRooPSq9 w/5EitNiXD0QyMYjQnuz8INH6hpjkaKklIrVzDdM3eHwjiOave3JxXyMJmfoLVws DSZDF9dCRPiLiDRVADIv6WF23dlnPJrkAZAh3o+BPJNvxOCy+t7xZDOkdIHz/tBq ml1NeX5+TcxXne4uTri7pMBWoGAWd2GOjY2nEDGCS4p/w5hyS6ynV3n/bIGMXFQE AYoD8VYtuJAAMWh+ab2+4xw/mk8AkS+MLUh2MEfLLzzLCccyulVS4hZTL3mwENVF R6IAoCjKEWTsMn7DGwBr4hSaEHhGgqrl5Ww1y+tal4dWzIMhzV4xHfZZvLjZtbav tA1FGWOhWeYiSDc0goaIgDkcDIJ4RY0bED4PQsaH3dssroQ7usyc81OjFXfp3KPA m405IHWSJ/iUc9ZAO7C8jocaQjlKBZfq+ucxoyD52+VaVrE7k0EjMsAdwgD25n4F NXJ5SWo8XHPTmE4CjxE0qP8JpAE5U+aPLQwNNFmQXAC3YYQ0UKMPz4qI4TGhBrUr tBuKR08FlRPHlk06DkhoG52tLJ5FCeGUu3ZkZnSoJ1igF0rDADfPrOLT+Ou5KiCr 2lw117GftafoFESHnTQyac5IDmh54+MBn+hd62o5BIgYn461l4M= =WaVI -----END PGP SIGNATURE----- Merge tag 'mvebu-arm-6.17-1' of https://git.kernel.org/pub/scm/linux/kernel/git/gclement/mvebu into soc/arm mvebu arm for 6.17 (part 1) Use string choices helper in GPIO support code for legacy Orion based platforms. * tag 'mvebu-arm-6.17-1' of https://git.kernel.org/pub/scm/linux/kernel/git/gclement/mvebu: arm: orion: use string choices helper Link: https://lore.kernel.org/r/87jz48xzpz.fsf@BLaptop.bootlin.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
b586f28910 |
TI K3 defconfig updates for v6.17
Cleanup select clauses for ARCH_K3 allow more modular builds -----BEGIN PGP SIGNATURE----- iQFEBAABCAAuFiEEyRC2zAhGcGjrhiNExEYeRXyRFuMFAmh18+MQHHZpZ25lc2hy QHRpLmNvbQAKCRDERh5FfJEW49qbB/9Me1nShpWjMe2e2NJ1Y69xmhshdYtQ6TaA AxjMiPZENoh69kkEmU1IeRWeJbxY6xRvdoSsVBqjUZVXr0qhf0fleBQdEsjRWfZW j3Ev3ndiniy8azKZMkW2rdkVR1mulIkILqMZXBxvavnwOHsAYf80l5SzOTu4gysP +io9sfwEsdB1E0CjMJlROKf6OPvD5c2APYwaiLe2nadAf/MeitAGbKPxXqPbic2b dNXMdpc8ntSpnIdiPgnGnkxFTpV9fXAsbhSYTVNWzNlQO4RTV7y2U9qkS4fYbVmj KpCxoIPb/TSUbautNp1dmmlJ1ZuE0lWyzNs2Zyn3FbVYa9qulem/ =ahZG -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/568ACgkQmmx57+YA GNl/3Q//afE4jOcIRsv8tiVs+3t/+7lGcCDx63qsJLj3IGW5xEzNhbyYKJv5Kxb6 0vOTYA0duHJnF/tw1nMkvwr+MJ1X/cjGe9fItoqFGZqO4vdmIjhFRPZM6cUTmztw Syq2dDzFz3YCIeHwMCoaSpJnrQRFETWfth4JrheL0noJG97idC/NBDs8QZmOhCMc qIMR67+Az0WhyU4WSZUJIqHoCOF4rJMdlaqdMBMrLRl3Zld6dJAP8NbI2Y52SQyJ MMNVYoxhVZ3bOnfqCziY4RiX2yiSGQZBHqjtv7OxWrmT/88A+cBvilqE2qh1FPTa B+Y4fX9j9auhXY4lFapAjr0oYwnjrnMcYYdYtpKc4OKjfAYgwkfX9FPKm/e4NmZL ajl/Ho3mZOjbe28xN19BC4onqEF4eZXkypNVDjNN50Y2cJl3I0WoulnPMWYWXZAL MNvzVA9UWxPLBMyElmr67rVOZ/qx3khwI2pdI5OnF6PClDAhlj+/hba8v2+VY7Tv 4utHDlvcNz3iC3CkVhXoKnBRSFaOLodZ6M3FP2iEaJmU9BWxmHQb1C7a2z3E+dqD PqfHpzGvf7pjSRb2M7F43E89lWf9uhukiAhxBXxATXOrCU8oztlb90qKA6rf2KoA InvN0XpD6KyZiaPEo9AuvWIW5jTdrRxF7NF5akWOigHrvp1GOYI= =d1ss -----END PGP SIGNATURE----- Merge tag 'ti-k3-config-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux into soc/arm TI K3 defconfig updates for v6.17 Cleanup select clauses for ARCH_K3 allow more modular builds * tag 'ti-k3-config-for-v6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux: arm64: Kconfig.platforms: remove useless select for ARCH_K3 Link: https://lore.kernel.org/r/5488ccd5-c999-4b72-bfc0-ba94bb9a360d@ti.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
|
Arnd Bergmann
|
686f71a53b |
ARM: tegra: Core changes for v6.17-rc1
Fixes an issue when copying data to IRAM using memcpy() and use the memcpy_toio() function instead. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmhxidwACgkQ3SOs138+ s6Hr7RAAgrxKxtXV+ff2fuO+eE9VgKRtCqeOf7m5kFt9r/KgxkuIicl7lfXe1FVe MapxMITlm5ofweT6bOzJfx8EDNtjk7W4WCkE1SBAayiNKfSls8rNAIpo4ffKZDDi plyqzczjfvkI2GOAg4hWkRTMk0rxz+OFNFU9XLLXEz48j21VuNPZslkxiD2qkkv0 wfnkjh2MmGQd0F0hnL4dboDZ/caCufSbJV6qblR0BpDQ6xBv4L+ZTL0WI/SK7INe fRSE+OWgkGoraFVMjLWL6M9w7uxLC5gfUNyLyZleynXfYDz2lL6g4gH6Jnfg9VYd BoGrUzE0RJM2TL+ujI2P9IoCeP3qRvb4XQFbbvi9exda8Cpt1OOOoJm7b/5Eu9Om 2J4nRZahb+030846lFVoEoobFB2QX4eJXtTYs/n7jGiNaIBgbAttLarGLaOIIEmi Fmvx49iDsnmgBH/LHm3CFK4CTFd6EBD3IJE2kKvBMVwdu3OBzYKqE8plbehe/UWF sDfALPFDsPZz+svzibwKlfWBjMlBYE+wbqvVuHaqLcJ1BX9jmfjPpYlbO33deQKE 6PXGidJIFxWm0BuafjXk4Fpb3Ox+GA7RBM34QfoPDKXRCVSe5zjHIMM9xd6+giCs /HwQcEqXGpy/LJ/6Ch4fKPs/oD7gwYwtQU+v7OZxHiQMVa5oxoM= =ouGe -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmh/54kACgkQmmx57+YA GNkAfA//fAQ4Qjw8aOXv1pKyjFRrqNUcgTDb7vtsJJ/uXwfhJ9VLa82sNX+WBaSS eLA6gLO6ZykaiOrIe+MCojSoOWhTCHyg0C58TIjv2gxQPdhxx4hH9MPqBgNUBrL2 7Me2ySS3XIV57ZVswxnDpLZQhMZKNIyMDmgpRSLwJdJgF0IgLlTiTZyswL9FSH2C c53QNiB4/S1cpwuwUV3/b6hIqsDEOqKTaV/CmOeU3nFutHmAe0UDZS5WdS1OqV6E rLVYLI7rE3zrAMGUF+IfHQytWzENWCQ7+rEufNyteOMHbZ8Ax0W2fLaGb0LfUS3m 3H4OYwJ418weCxdWIDlneGv1Fad2elQRd8e3sbwISjUmUeC84hrnA4F/mXKFGlXy 4ppumO2OXYtxzKyFPCXOozTMy48JdudC3WRZgE1Y4uE6hby2ugCtdwkrwLT7y3By Boj93Ga1haxYO7VCTPZlckzh98PkukXHVENLl4o7fiwJb3HAqLulKxeUOVCMqsO6 XA4IpsWPzOWOCNMr/H9eERlR8E90laAk2Nb59u93jMZkdNt0STSx479Q+t7yIMmg HSCK7/mVqfTCJ+B67zQF6CbNObE140oa0UD887m5/q2SyS32IRPGeXGRVBrUy37X oH9UfLTsY/aHUd+jQ07v5WsM6t/60vxGXof6p4l9KzFu0lyENYU= =slmo -----END PGP SIGNATURE----- Merge tag 'tegra-for-6.17-arm-core' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/arm ARM: tegra: Core changes for v6.17-rc1 Fixes an issue when copying data to IRAM using memcpy() and use the memcpy_toio() function instead. * tag 'tegra-for-6.17-arm-core' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: ARM: tegra: Use I/O memcpy to write to IRAM Link: https://lore.kernel.org/r/20250711220943.2389322-5-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de> |
||
Manivannan Sadhasivam
|
8c493cc91f |
PCI/pwrctrl: Create pwrctrl devices only when CONFIG_PCI_PWRCTRL is enabled
If devicetree describes power supplies related to a PCI device, we
unnecessarily created a pwrctrl device even if CONFIG_PCI_PWRCTL was not
enabled.
We only need pci_pwrctrl_create_device() when CONFIG_PCI_PWRCTRL is
enabled. Compile it out when CONFIG_PCI_PWRCTRL is not enabled.
When pci_pwrctrl_create_device() creates and returns a pwrctrl device,
pci_scan_device() doesn't enumerate the PCI device. It assumes the pwrctrl
core will rescan the bus after turning on the power. However, if
CONFIG_PCI_PWRCTRL is not enabled, the rescan never happens, which breaks
PCI enumeration on any system that describes power supplies in devicetree
but does not use pwrctrl.
Jim reported that some brcmstb platforms break this way. The brcmstb
driver is still broken if CONFIG_PCI_PWRCTRL is enabled, but this commit at
least allows brcmstb to work when it's NOT enabled.
Fixes:
|
||
Takashi Iwai
|
089a60acbd |
Merge branch 'for-linus' into for-next
Signed-off-by: Takashi Iwai <tiwai@suse.de> |