linux/drivers/clk/rockchip
Linus Torvalds ba65a4e712 This pull request is entirely SoC clk drivers, not for lack of trying to modify
the core clk framework. The majority diff wise is for the new Rockchip and
 Qualcomm clk drivers which is mostly lines and lines of data structures to
 describe the clk hardware in these SoCs. Beyond those two, Renesas continues to
 incrementally add clks to their SoC drivers, causing them to show up higher in
 the diffstat this time because they added quite a few clks all over the place.
 Overall it is a semi-quiet release that has some new clk drivers and the usual
 fixes for clock data that was wrong or missing and non-critical cleanups that
 plug error paths or fix typos.
 
 New Drivers:
  - Qualcomm IPQ5424 Network Subsystem Clock Controller
  - Qualcomm SM8750 Video Clock Controller
  - Rockchip RV1126B and RK3506 clock drivers
  - i.MX8ULP SIM LPAV clock driver
  - Samsung ACPM (firmware interface) clock driver
  - Altera Agilex5 clock driver
 -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCAAyFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmk0uyEUHHN3Ym95ZEBj
 aHJvbWl1bS5vcmcACgkQrQKIl8bklSXYshAAxzjwN528JN34gU2dpWGtfiCfEG+5
 55mymwf+NQwVHnvN2hLfPu8RtwYvLEwCPta5aFyra8syWC+mztI7cmB48mVNuTz1
 bzdO2/mnt/Ev4HaDNz3SWIe2C1mArtB1P5gBMjHylFGoZYI9/KP5Spgrxx46Tjvz
 4hYYjlPQe7YJFdI7Jv4wEiHb35f37POJXo6IEj2u4yALvd/+bAYB2/mi+9pR3NIG
 v73rANawaObwtkAXVJPDS89djMUIgMC6//NFaBAVB6B5+R9WNE7sFXcuqmjwFYgg
 sCJI6k98+/mJkSX2jkY8EjQirXg78oUmcS9yJ+haDn7x1xnZGJG+dRZ1T9c8k4Mv
 9YN6plgC42+wHhU1Xe7/hQcX3FfMqfzWPCy0ywVAm+9t+WZuVYgQU4p6kZPVnovx
 ec/dXYix97TQgjyiaZv+s3/OccrGXzQ+phMmEXHQkOBrcTFH3JHkxGka8Q7YtCXT
 l3dIxpMPLzceNI8A8pufYKDEGsrpisSIKBTjc7gP20SbNc+e0ble8GTh32rprsmo
 v5+lL56HwH+Wc6ZAHWbuVPTgsqkVDZKC731JP/DT4ZO/n7laLk7Q+dq2f8n601Mf
 6DKqh19NjJcf3wN+YWHZsVzIV6CR3qqdkNyI2gIS/Vqz55xEMZIBC2cDf16j0b2K
 NTI6yT9y5XxtvWU=
 =Ivih
 -----END PGP SIGNATURE-----

Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux

Pull clk updates from Stephen Boyd:
 "This is entirely SoC clk drivers.

  The majority diff wise is for the new Rockchip and Qualcomm clk
  drivers which is mostly lines and lines of data structures to describe
  the clk hardware in these SoCs. Beyond those two, Renesas continues to
  incrementally add clks to their SoC drivers, causing them to show up
  higher in the diffstat this time because they added quite a few clks
  all over the place.

  Overall it is a semi-quiet release that has some new clk drivers and
  the usual fixes for clock data that was wrong or missing and
  non-critical cleanups that plug error paths or fix typos.

  New Drivers:
   - Qualcomm IPQ5424 Network Subsystem Clock Controller
   - Qualcomm SM8750 Video Clock Controller
   - Rockchip RV1126B and RK3506 clock drivers
   - i.MX8ULP SIM LPAV clock driver
   - Samsung ACPM (firmware interface) clock driver
   - Altera Agilex5 clock driver"

* tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: (117 commits)
  clk: keystone: fix compile testing
  clk: keystone: syscon-clk: fix regmap leak on probe failure
  clk: qcom: Mark camcc_sm7150_hws static
  clk: samsung: exynos-clkout: Assign .num before accessing .hws
  clk: rockchip: Add clock and reset driver for RK3506
  dt-bindings: clock: rockchip: Add RK3506 clock and reset unit
  clk: actions: Fix discarding const qualifier by 'container_of' macro
  clk: spacemit: Set clk_hw_onecell_data::num before using flex array
  clk: visconti: Add VIIF clocks
  dt-bindings: clock: tmpv770x: Add VIIF clocks
  dt-bindings: clock: tmpv770x: Remove definition of number of clocks
  clk: visconti: Do not define number of clocks in bindings
  clk: rockchip: Add clock controller for the RV1126B
  dt-bindings: clock, reset: Add support for rv1126b
  clk: rockchip: Implement rockchip_clk_register_armclk_multi_pll()
  clk: qcom: x1e80100-dispcc: Add USB4 router link resets
  dt-bindings: clock: qcom: x1e80100-dispcc: Add USB4 router link resets
  clk: qcom: videocc-sm8750: Add video clock controller driver for SM8750
  dt-bindings: clock: qcom: Add SM8750 video clock controller
  clk: qcom: branch: Extend invert logic for branch2 mem clocks
  ...
History 2025-12-08 09:38:52 +09:00
..
clk-cpu.c clk: rockchip: Implement rockchip_clk_register_armclk_multi_pll() 2025-11-20 20:50:23 +01:00
clk-ddr.c clk: rockchip: ddr: convert from round_rate() to determine_rate() 2025-09-08 09:41:30 -04:00
clk-gate-grf.c clk: rockchip: rename gate-grf clk file 2025-05-13 20:30:15 +02:00
clk-half-divider.c clk: rockchip: half-divider: convert from round_rate() to determine_rate() 2025-09-08 09:41:25 -04:00
clk-inverter.c treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157 2019-05-30 11:26:37 -07:00
clk-mmc-phase.c clk: Fix typos 2025-07-26 23:49:18 -07:00
clk-muxgrf.c treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282 2019-06-05 17:36:37 +02:00
clk-pll.c clk: rockchip: pll: convert from round_rate() to determine_rate() 2025-09-08 09:41:30 -04:00
clk-px30.c clk: rockchip: px30: Drop CLK_NR_CLKS CLKPMU_NR_CLKS usage 2024-08-28 21:25:49 +02:00
clk-rk3036.c clk: rockchip: rk3036: mark ddrphy as critical 2025-05-08 20:29:02 +02:00
clk-rk3128.c clk: rockchip: rk3128: Add HCLK_SFC 2024-06-23 22:10:43 +02:00
clk-rk3188.c clk: rockchip: rk3188: use PCLK_CIF0/1 clock IDs on RK3066 2025-02-26 17:52:48 +01:00
clk-rk3228.c clk: rockchip: rk3228: Drop CLK_NR_CLKS usage 2024-08-28 21:25:49 +02:00
clk-rk3288.c syscore: Pass context data to callbacks 2025-11-14 10:01:52 +01:00
clk-rk3308.c clk: rockchip: rk3308: Drop CLK_NR_CLKS usage 2024-08-28 21:25:50 +02:00
clk-rk3328.c clk: rockchip: introduce auxiliary GRFs 2025-05-05 22:39:24 +02:00
clk-rk3368.c clk: rockchip: rk3368: use clock ids for SCLK_MIPIDSI_24M 2025-09-03 14:17:54 +02:00
clk-rk3399.c clk: rockchip: rk3399: Drop CLK_NR_CLKS CLKPMU_NR_CLKS usage 2024-08-28 21:25:50 +02:00
clk-rk3506.c clk: rockchip: Add clock and reset driver for RK3506 2025-11-23 22:56:49 +01:00
clk-rk3528.c clk: rockchip: rk3528: add slab.h header include 2025-05-15 14:49:05 +02:00
clk-rk3562.c clk: rockchip: Add clock controller for the RK3562 2025-03-02 17:51:51 +01:00
clk-rk3568.c clk: rockchip: rk3568: Drop CLK_NR_CLKS usage 2025-11-06 00:03:17 +01:00
clk-rk3576.c I've recently moved computers (among other things) so I'm sending this from a 2025-05-30 09:15:40 -07:00
clk-rk3588.c clk: rockchip: rk3588: Add PLL rate for 1500 MHz 2025-04-10 14:28:14 +02:00
clk-rv1108.c clk: rockchip: support more core div setting 2021-03-21 11:10:58 +01:00
clk-rv1126.c clk: rockchip: introduce auxiliary GRFs 2025-05-05 22:39:24 +02:00
clk-rv1126b.c clk: rockchip: Add clock controller for the RV1126B 2025-11-20 20:57:42 +01:00
clk.c clk: rockchip: Implement rockchip_clk_register_armclk_multi_pll() 2025-11-20 20:50:23 +01:00
clk.h clk: rockchip: Add clock and reset driver for RK3506 2025-11-23 22:56:49 +01:00
gate-link.c clk: rockchip: implement linked gate clock support 2025-01-09 16:19:21 +01:00
Kconfig clk: rockchip: Add clock and reset driver for RK3506 2025-11-23 22:56:49 +01:00
Makefile clk: rockchip: Add clock and reset driver for RK3506 2025-11-23 22:56:49 +01:00
rst-rk3506.c clk: rockchip: Add clock and reset driver for RK3506 2025-11-23 22:56:49 +01:00
rst-rk3528.c clk: rockchip: rk3528: Add reset lookup table 2025-02-27 20:08:25 +01:00
rst-rk3562.c clk: rockchip: Add clock controller for the RK3562 2025-03-02 17:51:51 +01:00
rst-rk3576.c clk: rockchip: Add clock controller for the RK3576 2024-08-29 11:13:33 +02:00
rst-rk3588.c clk: rockchip: rk3588: Add reset line for HDMI Receiver 2024-04-10 07:10:40 +02:00
rst-rv1126b.c clk: rockchip: Add clock controller for the RV1126B 2025-11-20 20:57:42 +01:00
softrst.c clk: rockchip: add lookup table support 2022-11-14 15:35:07 +01:00