dt-bindings: clock: Add StarFive JH7110 System-Top-Group clock and reset generator

Browse source

Add bindings for the System-Top-Group clock and reset generator (STGCRG)
on the JH7110 RISC-V SoC by StarFive Ltd.

Acked-by: Palmer Dabbelt <palmer@rivosinc.com>
Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

...

This commit is contained in:

Xingyu Wu 2023-07-13 19:38:54 +08:00 • committed by Conor Dooley

parent 2110add84b

commit 14b14a57e6

3 changed files with 144 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

82

Documentation/devicetree/bindings/clock/starfive,jh7110-stgcrg.yaml

View file

34

include/dt-bindings/clock/starfive,jh7110-crg.h

View file

28

include/dt-bindings/reset/starfive,jh7110-crg.h

View file