riscv: dts: sophgo: add uart clock for Sophgo CV1800 series SoC

Browse source

Add missing clocks of uart node for CV1800B and CV1812H.

Reviewed-by: Chen Wang <unicorn_wang@outlook.com>
Link: https://lore.kernel.org/r/IA1PR20MB4953198222C3ABC2A2B6DE21BB262@IA1PR20MB4953.namprd20.prod.outlook.com
Signed-off-by: Inochi Amaoto <inochiama@outlook.com>
Signed-off-by: Chen Wang <unicorn_wang@outlook.com>

...

This commit is contained in:

Inochi Amaoto 2024-03-09 17:02:56 +08:00

parent bb7b341962

commit 18e8c6d2cc

1 changed files with 11 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

arch/riscv/boot/dts/sophgo/cv18xx.dtsi

View file