MIPS: Octeon: Make interrupt controller work with threaded handlers.

Browse source

For CIUv1 controllers, we were relying on all calls to the irq_chip
functions to be done from the CPU that received the irq, and that they
would all be done from interrupt contest.  These assumptions do not
hold for threaded handlers.

We make all the masking actually mask the irq source, and use real
raw_spin_locks instead of manually twiddling the Status[IE] bit.

Signed-off-by: David Daney <david.daney@cavium.com>

...

This commit is contained in:

David Daney 2012-04-05 10:24:25 -07:00

parent 88fd85892a

commit 1a7e68f2c7

1 changed files with 137 additions and 143 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

282

arch/mips/cavium-octeon/octeon-irq.c

View file