drm/msm/dpu: simplify CDP programming

Browse source

Get rid of intermediatory configuration structure and defines. Pass the
format and the enablement bit directly to the new helper. The
WB_CDP_CNTL register ignores BIT(2), so we can write it for both SSPP
and WB CDP settings.

Reviewed-by: Jeykumar Sankaran <quic_jeykumar@quicinc.com>
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Patchwork: https://patchwork.freedesktop.org/patch/537910/
Link: https://lore.kernel.org/r/20230518222238.3815293-3-dmitry.baryshkov@linaro.org
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>

...

This commit is contained in:

Dmitry Baryshkov 2023-05-19 01:22:31 +03:00

parent 5f31d7e61d

commit 48b3207e4e

8 changed files with 45 additions and 89 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

15

drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c

View file

17

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c

View file

14

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.h

View file

21

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_util.c

View file

19

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_util.h

View file

19

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_wb.c

View file

11

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_wb.h

View file

16

drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c

View file