Amlogic 2nd round of clock changes for v5.4

* Add g12a reset support to the axg audio clock controller
 * Add sm1 support to the g12a clock controller
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEE9OFZrhjz9W1fG7cb5vwPHDfy2oUFAl1jxq4ACgkQ5vwPHDfy
 2oXwfQ/9HgN3LLChG0KHM/Dq95jHQnlsDbsjEZ7nFg24TiRMzXzg78pKBCLeC61g
 BaszZ+3SDiTslokxvgxUWsSGkIPC8hk/wmLb1cD0v1aNwvFQF2gorGr7WivhJWca
 JbWdcJ1kjDSoxmJLXWKZCjsqaeGfPSMHGEQqxW1+P9tW5qt0X4ZMhwaKwZZZWKrf
 Px/toZUoHcxhc1rGC5wsEa37ROZwmcWcPYtf2+7woW/qN5cxK8z5wX2JvOyqIRoW
 RpfwTYn8vJRDbGbhi0N7uwGwkKpF6IW3UPnH6LkXfUhywN7JvvO2GcIiAs2kxHEf
 gpJZxzF8cf6NQU+FZLHbwcHgu4Alq+GErgiN/XL47XC8u8wtCQawWh+MkIDdjLcw
 nzFohHAFsMfzF/fREvKfMs53hpH+VgFLEgx0bs7WHJlnnjb8eFbcokgsp2y6+ETe
 R9nnqXAUkzcuoPaW0qfkDMuCI7MKxZOK1nnFMpXjwI3/V7n9G8NpE3ha7YcZHsNv
 8DNaDCz566OY1PmwfviF4dJ6EkOeZ2BcBZagLnRFPt1cQtvSsAQvoJgPyMcNdGId
 6LknQ/q1Uj9NwSnM34dXwNOInd7ZZp77OnviwSKourPZ45B+/ToMH0QQcbGHoR/8
 n2z4LM7lQQQEtinZEU6G3yK6amKA32jJkGSW39DpIAcKAETwPbw=
 =o2no
 -----END PGP SIGNATURE-----

Merge tag 'clk-meson-v5.4-2' of https://github.com/BayLibre/clk-meson into clk-meson

Pull second set of Amlogic clk driver updates from Jerome Brunet:

 - Add g12a reset support to the axg audio clock controller
 - Add sm1 support to the g12a clock controller

* tag 'clk-meson-v5.4-2' of https://github.com/BayLibre/clk-meson:
  clk: meson: g12a: add support for SM1 CPU 1, 2 & 3 clocks
  clk: meson: g12a: add support for SM1 DynamIQ Shared Unit clock
  clk: meson: g12a: add support for SM1 GP1 PLL
  dt-bindings: clk: meson: add sm1 periph clock controller bindings
  clk: meson: axg-audio: add g12a reset support
  dt-bindings: clock: meson: add resets to the audio clock controller
This commit is contained in:
Stephen Boyd 2019-09-04 10:53:34 -07:00
commit 5a85a64257
8 changed files with 718 additions and 3 deletions