drm/amd/display: Add FRL registers for DCN321

Browse source

Add the required DCN3.2.1 registers to enable FRL in this ASIC.

Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>
Signed-off-by: Harry Wentland <harry.wentland@amd.com>
Reviewed-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Rodrigo Siqueira 2023-05-18 18:24:02 -06:00 • committed by Alex Deucher

parent 5dfcaecc7e

commit 5bad9d8a1e

2 changed files with 671 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

124

drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_1_offset.h

View file

548

drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_1_sh_mask.h

View file