clk: renesas: r9a07g044: Add P2 Clock support

Browse source

Add support for P2 clock which is sourced from pll3_div2_4_2.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20210626081344.5783-5-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

...

This commit is contained in:

Biju Das 2021-06-26 09:13:38 +01:00 • committed by Geert Uytterhoeven

parent fd8c3f6c36

commit 668756f729

2 changed files with 5 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/clk/renesas/r9a07g044-cpg.c

View file

1

drivers/clk/renesas/renesas-rzg2l-cpg.h

View file