dt-bindings: cache: andestech,ax45mp-cache: Fix unit address in example

Browse source

The unit address in the example does not match the reg property.
Correct the unit address to match reality.

Fixes: 3e7bf4685e ("dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/7b93655219a6ad696dd3faa9f36fde6b094694a9.1696330005.git.geert+renesas@glider.be
Signed-off-by: Rob Herring <robh@kernel.org>

...

This commit is contained in:

Geert Uytterhoeven 2023-10-03 12:47:59 +02:00 • committed by Rob Herring

parent 5d007ffdf6

commit 6df241aace

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml vendored

View file